QUICKSWITCH® PRODUCTS 2.5V/3.3V QUAD 2:1 MUX/DEMUX HIGH BANDWIDTH BUS SWITCH

FEATURES:

- N channel FET switches with no parasitic diode to Vcc
 - Isolation under power-off conditions
 - No DC path to Vcc or GND
 - 5V tolerant in OFF and ON state
- 5V tolerant I/Os
- Low Ron 4Ω typical
- Flat Ron characteristics over operating range
- Rail-to-rail switching 0 5V
- Bidirectional dataflow with near-zero delay: no added ground bounce
- Excellent Ron matching between channels
- Vcc operation: 2.3V to 3.6V
- High bandwidth up to 500MHz
- LVTTL-compatible control Inputs
- · Undershoot Clamp Diodes on all switch and control Inputs
- Low I/O capacitance, 4pF typical
- · Available in QSOP, SOIC, and TSSOP packages

APPLICATIONS:

- · Hot-swapping
- Multiplexing/demultiplexing
- · Low distortion analog switch
- · Replaces mechanical relay
- ATM 25/155 switching


DESCRIPTION:

The QS3VH257 HotSwitch Quad 2:1 multiplexer/demultiplexer is a high bandwidth bus switch. The QS3VH257 has very low ON resistance, resulting in under 250ps propagation delay through the switch. The Select (S) input controls the data flow. The multiplexers/demultiplexers are enabled when the Enable ($\overline{\rm E}$) input is low. In the ON state, the switches can pass signals up to 5V. In the OFF state, the switches offer very high impedence at the terminals.

The combination of near-zero propagation delay, high OFF impedance, and over-voltage tolerance makes the QS3VH257 ideal for high performance communication applications.

The QS3VH257 is characterized for operation from -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

FEBRUARY 2014

PIN CONFIGURATION



QSOP/ SOIC/ TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	SupplyVoltage to Ground	-0.5 to +4.6	٧
VTERM ⁽³⁾	DC Switch Voltage Vs	-0.5 to +5.5	V
VTERM ⁽³⁾	DC Input Voltage Vเท	-0.5 to +5.5	٧
VAC	AC Input Voltage (pulse width ≤20ns)	-3	٧
lout	DC Output Current (max. sink current/pin)	120	mA
Tstg	Storage Temperature	-65 to +150	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation of
 the device at these or any other conditions above those indicated in the operational
 sections of this specification is not implied. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, F = 1MHz, Vin = 0V, Vout =

0 % ymbol	Parameter ⁽¹⁾	Тур.	Max.	Unit	
CIN	Control Inputs	3	5	pF	
CI/O	Quickswitch Channels Demux		4	6	pF
	(Switch OFF) Mux		7	9	
CI/O	Quickswitch Channels	Demux	10	15	pF
	(Switch ON) Mux		10	15	

NOTE:

1. This parameter is guaranteed but not production tested.

PIN DESCRIPTION

Pin Names	I/O	Description
lxx		Data Inputs
S	_	Select Input
Ē	I	Enable Input
Ya - Yd	0	Data Outputs

FUNCTION TABLE(1)

Inp	uts	Out		puts		
Ē	S	YA	ΥB	Yc	YD	Function
Н	Χ	Z	Z	Z	Z	Disable
L	L	I0a	10в	I0c	10 D	Select 0
L	Н	I1a	I1 в	I1c	I1 _D	Select 1

NOTE:

- H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High-Impedence

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE


Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, $VCC = 3.3V \pm 0.3V$

Symbol	Parameter	Test C	Test Conditions			Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH	Vcc = 2.3V to 2.7	V	1.7	_	_	V
		for Control Inputs	Vcc = 2.7V to 3.6	SV .	2	_	_	
VIL	Input LOW Voltage	Guaranteed Logic LOW	Vcc = 2.3V to 2.7	V	_	_	0.7	V
		for Control Inputs	Vcc = 2.7V to 3.6	SV .	_	_	0.8	
lin	Input Leakage Current (Control Inputs)	0V ≤ VIN ≤ VCC		_	_	±1	μΑ	
loz	Off-State Current (Hi-Z)	0V ≤ Vouт ≤ 5V, Switches OFF		_	_	±1	μΑ	
loff	Data Input/Output Power Off Leakage	VIN or VOUT 0V to 5V, VCC =	VIN or VOUT 0V to 5V, Vcc = 0V		_	_	±1	μΑ
		Vcc = 2.3V	VIN = 0V	Ion = 30mA	_	6	8	
Ron	Switch ON Resistance	Typical at Vcc = 2.5V	VIN = 1.7V	Ion = 15mA	_	7	9	Ω
		Vcc = 3V	VIN = 0V	Ion = 30mA	_	4	6	
			VIN = 2.4V	Ion = 15mA	_	5	8	

NOTE:

TYPICAL ON RESISTANCE vs Vin AT Vcc = 3.3V



VIN (Volts)

^{1.} Typical values are at Vcc = 3.3V and Ta = 25°C.


POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Тур.	Max.	Unit
Iccq	Quiescent Power Supply Current		_	2	4	mA
Δlcc	Power Supply Current (2,3) per Input HIGH	Vcc = Max., Vin = 3V, f = 0 per Control Input	_	_	30	μA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = 3.3V, A and B Pins Open, Control Inputs Toggling @ 50% Duty Cycle	uts See Typical ICCD vs Enable Frequency graph		graph below	

NOTES:

- 1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
- 2. Per input driven at the specified level. Mux/demux pins do not contribute to Δlcc.
- 3. This parameter is guaranteed but not tested.
- 4. This parameter represents the current required to switch internal capacitance at the specified frequency. The mux/demux inputs do not contribute to the Dynamic Power Supply Current. This parameter is guaranteed but not production tested.

TYPICAL ICCD vs ENABLE FREQUENCY CURVE AT VCC = 3.3V



SWITCHING CHARACTERISTICS OVER OPERATING RANGE


 $T_A = -40$ °C to +85°C

		Vcc = 2.5	± 0.2V ⁽¹⁾	Vcc = 3.3	± 0.3V ⁽¹⁾	
Symbol	Parameter	Min. ⁽⁴⁾	Max.	Min. ⁽⁴⁾	Max.	Unit
tPLH	Data Propagation Delay ^(2,3)		0.2	_	0.2	ns
tPHL	Yx to lxx or lxx to Yx					
tsel	Select Time	1.5	9	1.5	8	ns
	S to Yx					
tpzh	Enable Time	1.5	9	1.5	9	ns
tPZL	S to lxx					
tPHZ	Disable Time	1.5	8	1.5	8	ns
tPLZ	S to lxx					
tpzh	Enable Time	1.5	9	1.5	8	ns
tPZL	Ē to Yx or Ixx					
tPHZ	Disable Time	1.5	8	1.5	8	ns
t PLZ	Ē to Yx or Ixx					
fEorS	Operating Frequency - Enable ^(2,5)	-	10	_	20	MHz


NOTES:

- 1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS.
- 2. This parameter is guaranteed but not production tested.
- 3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.2ns at C_L = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
- 4. Minimums are guaranteed but not production tested.
- 5. Maximum toggle frequency for S or E control input (pass voltage > Vcc, VIN = 5V, RLOAD ≥ 1MΩ, no CLOAD).


SOME APPLICATIONS FOR HOTSWITCH PRODUCTS



Rail-to-Rail Switching



Multiplexing / Demultiplexing




Hot-Swapping

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	Vcc ⁽¹⁾ = 3.3V ± 0.3V	Vcc ⁽²⁾ = 2.5V ± 0.2V	Unit
VLOAD	6	2 x Vcc	V
VIH	3	Vcc	V
VT	1.5	Vcc/2	V
VLZ	300	150	mV
VHZ	300	150	mV
CL	50	30	pF



Test Circuits for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

NOTES:


- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
tplz/tpzl	Vload
tpHz/tpzH	GND
tPD	Open



Propagation Delay




NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times

ORDERING INFORMATION



Datasheet Document History

09/01/08	Pg. 4, 8	Revise ICCQ Typ. and Max. Remove non green package version and updated the ordering
		information by removing the "IDT" notation.
02/24/14	Pg. 8	Updated the Ordering Information by Adding Tape and Reel information.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.