# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to <a href="http://www.renesas.com/inquiry">http://www.renesas.com/inquiry</a>.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# **R1EX24512ASAS0I**

Two-wire serial interface 512k EEPROM (64-kword × 8-bit)

REJ03C0330-0003 Preliminary Rev.0.03 Jan. 8, 2009

### **Description**

R1EX24xxx series are two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM). They realize high speed, low power consumption and a high level of reliability by employing advanced MNOS memory technology and CMOS process and low voltage circuitry technology. They also have a 128-byte page programming function to make their write operation faster.

#### **Features**

• Single supply: 1.8 V to 5.5 V

• Two-wire serial interface (I<sup>2</sup>C serial bus)

• Clock frequency: 1 MHz (2.5 V to 5.5 V)/400 kHz (1.8 V to 5.5 V)

Power dissipation:

— Standby: 2 μA (max)

Active (Read): 1 mA (max)Active (Write): 5 mA (max)

Automatic page write: 128-byte/page

• Write cycle time: 5 ms

Endurance: 1,000k Cycles @25°CData retention: 100 Years @25°C

Preliminary: The specifications of this device are subject to change without notice. Please contact your nearest Renesas Technology's Sales Dept. regarding specifications.



### R1EX24512AxxS0I

• Small size packages: SOP-8pin

Shipping tape and reel


SOP 8-pin: 2,500 IC/reelTemperature range: -40 to +85°C

• Lead free products.

# **Ordering Information**

Type No.	Internal organization	Operating voltage	Frequency	Package
R1EX24512ASAS0I	512k bit	1.8 V to 5.5 V	400 kHz	150 mil 8-pin plastic SOP
	(65536 × 8-bit)	2.5 V to 5.5 V	1 MHz	PRSP0008DF-B (FP-8DBV) Lead free

# **Pin Arrangement**




# **Pin Description**

Pin name	Function	
A0 to A1	Device address	
SCL	Serial clock input	
SDA	Serial data input/output	
WP	Write protect	
$V_{cc}$	Power supply	
V <sub>ss</sub>	Ground	
NC	No connection	



### **Block Diagram**



# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply voltage relative to V <sub>ss</sub>	V <sub>cc</sub>	-0.6 to +7.0	V
Input voltage relative to V <sub>ss</sub>	Vin	-0.5*2 to +7.0*3	V
Operating temperature range*1	Topr	-40 to +85	°C
Storage temperature range	Tstg	-55 to +125	°C

Notes: 1. Including electrical characteristics and data retention.

- 2. Vin (min): -3.0 V for pulse width  $\leq 50$  ns.
- 3. Should not exceed  $V_{cc}$  + 1.0 V.

# **DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>cc</sub>	1.8	_	5.5	V
	V <sub>ss</sub>	0	0	0	V
Input high voltage	$V_{\text{IH}}$	$V_{\rm cc} \times 0.7$	_	$V_{cc}$ + 0.5	V
Input low voltage	V <sub>IL</sub>	-0.3*1	_	$V_{cc} \times 0.3$	V
Operating temperature	Topr	-40	_	+85	°C

Notes: 1.  $V_{\parallel}$  (min): -1.0 V for pulse width  $\leq$  50 ns.

# **DC Characteristics** (Ta = -40 to +85°C, $V_{cc} = 1.8$ V to 5.5 V)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	_	_	2.0	μΑ	$V_{cc} = 5.5 \text{ V}, \text{ Vin} = 0 \text{ to } 5.5 \text{ V}$
Output leakage current	I <sub>LO</sub>	_	_	2.0	μΑ	V <sub>cc</sub> = 5.5 V, Vout = 0 to 5.5 V
Standby V <sub>cc</sub> current	I <sub>SB</sub>	_	1.0	2.0	μΑ	Vin = V <sub>ss</sub> or V <sub>cc</sub>
Read V <sub>cc</sub> current	I <sub>CC1</sub>	_	_	1.0	mA	V <sub>cc</sub> = 5.5 V, Read at 400 kHz
Write V <sub>cc</sub> current	I <sub>CC2</sub>	_	_	5.0	mA	$V_{cc}$ = 5.5 V, Write at 400 kHz
Output low voltage	V <sub>OL2</sub>	_	_	0.4	V	$V_{\rm cc}$ = 2.7 to 5.5 V, $I_{\rm ol}$ = 3.0 mA
	V <sub>OL1</sub>	_	_	0.2	V	$V_{cc} = 1.8 \text{ to } 2.7 \text{ V}, I_{ol} = 1.5 \text{ mA}$

# **Capacitance** (Ta = +25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance (A0 to A1, SCL, WP)	Cin*1	- (		6.0	pF	Vin = 0 V
Output capacitance (SDA)	C <sub>I/O</sub> *1	-	_	6.0	pF	Vout = 0 V

Note: 1. Not 100% tested.

# **Memory cell characteristics** ( $V_{cc} = 1.8 \text{ V to } 5.5 \text{ V}$ )

	Ta=25°C	<b>Ta=85</b> °C	Notes
Endurance	1,000k Cycles min.	100k Cycles min	1
Data retention	100 Years min.	10 Years min.	1

Note: 1. Not 100% tested.



#### R1EX24512AxxS0I

**AC Characteristics** (Ta = -40 to +85°C,  $V_{cc} = 1.8$  to 5.5 V)

### **Test Conditions**

• Input pules levels:

 $---V_{\scriptscriptstyle \rm IL}=0.2\times V_{\scriptscriptstyle \rm CC}$  $--- V_{_{\mathrm{IH}}} = 0.8 \times V_{_{\mathrm{CC}}}$ 

• Input rise and fall time:  $\leq 20$  ns

• Input and output timing reference levels:  $0.5 \times V_{cc}$ 

• Output load: TTL Gate + 100 pF


		$V_{cc} = 1$	.8 V to 5.	5 V	$V_{cc} = 2$	.5 V to 5.	5 V		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Notes
Clock frequency	f <sub>scl</sub>	_	_	400	_	A	1000	kHz	
Clock pulse width low	t <sub>LOW</sub>	1200	_	_	600			ns	
Clock pulse width high	t <sub>HIGH</sub>	600	_	_	400	)—	77	ns	
Noise suppression time	t,	_	_	50		÷. (	50	ns	1
Access time	t <sub>AA</sub>	100	_	900	100	-	550	ns	
Bus free time for next mode	t <sub>BUF</sub>	1200	_		500	7	_	ns	
Start hold time	t <sub>HD.STA</sub>	600	+0	_	250	_		ns	
Start setup time	t <sub>su.sta</sub>	600		_ \	250	_	_	ns	
Data in hold time	$\mathbf{t}_{\text{HD.DAT}}$	0		4	0	_	_	ns	
Data in setup time	t <sub>SU.DAT</sub>	100	_	7	100	_	_	ns	
Input rise time	t <sub>R</sub>	-	-73	300	_	_	300	ns	1
Input fall time	t <sub>F</sub>			300	_	_	100	ns	1
Stop setup time	t <sub>su.sto</sub>	600	-		250	_	_	ns	
Data out hold time	t <sub>DH</sub>	50	_	_	50	_	_	ns	
Write protect hold time	t <sub>HD.WP</sub>	1200	_	_	600	_		ns	
Write protect setup time	t <sub>su.wp</sub>	0	_		0		_	ns	
Write cycle time	t <sub>wc</sub>	_	_	5	_	_	5	ms	2
N-4 4 N-44000 44									

Notes: 1. Not 100% tested.


2.  $t_{\text{wc}}$  is the time from a stop condition to the end of internally controlled write cycle.

## **Timing Waveforms**

### **Bus Timing**



## Write Cycle Timing



### **Pin Function**


#### Serial Clock (SCL)

The SCL pin is used to control serial input/output data timing. The SCL input is used to positive edge clock data into EEPROM device and negative edge clock data out of each device. Maximum clock rate is 1 MHz.

#### Serial Input/Output Data (SDA)

The SDA pin is bidirectional for serial data transfer. The SDA pin needs to be pulled up by resistor as that pin is open-drain driven structure. Use proper resistor value for your system by considering  $V_{oL}$ ,  $I_{oL}$  and the SDA pin capacitance. Except for a start condition and a stop condition which will be discussed later, the SDA transition needs to be completed during the SCL low period.

#### Data Validity (SDA data change timing waveform)



#### Device Address (A0, A1)

Eight devices can be wired for one common data bus line as maximum. Device address pins are used to distinguish each device and device address pins should be connected to  $V_{\rm cc}$  or  $V_{\rm ss}$ . When device address code provided from SDA pin matches corresponding hard-wired device address pins A0 to A1, that one device can be activated.

#### Pin Connections for A0 to A1

#### Pin connection

Memory si	Max connect ize number	A1	Α0	Note	2
512k bit	4	V <sub>cc</sub> /V <sub>ss</sub>	V <sub>cc</sub> /V <sub>ss</sub>		

Note: 1. During floating, " $V_{cc}/V_{ss}$ " are fixed to  $V_{ss}$ .

### Write Protect (WP)

When the Write Protect pin (WP) is high, the write protection feature is enabled and operates as shown in the following table.

Also, acknowledgment "0" is outputted after inputting device address and memory address. After inputting write data, acknowledgment "1""(NO ACK) is outputted.

When the WP is low, write operation for all memory arrays are allowed. The read operation is always activated irrespective of the WP pin status.

#### Write Protect Area

		Write protect area
WP pin status		512k bit
V <sub>IH</sub>	a.	Full (512k bit)
V <sub>IL</sub>	X	Normal read/write operation



## **Functional Description**


#### **Start Condition**

A high-to-low transition of the SDA with the SCL high is needed in order to start read, write operation (See start condition and stop condition).

#### **Stop Condition**

A low-to-high transition of the SDA with the SCL high is a stop condition. The stand-by operation starts after a read sequence by a stop condition. In the case of write operation, a stop condition terminates the write data inputs and place the device in a internally-timed write cycle to the memories. After the internally-timed write cycle which is specified as twc, the device enters a standby mode (See write cycle timing).


### **Start Condition and Stop Condition**



#### Acknowledge

All addresses and data words are serially transmitted to and from in 8-bit words. The receiver sends a zero to acknowledge that it has received each word. This happens during ninth clock cycle. The transmitter keeps bus open to receive acknowledgment from the receiver at the ninth clock. In the write operation, EEPROM sends a zero to acknowledge after receiving every 8-bit words. In the read operation, EEPROM sends a zero to acknowledge after receiving the device address word. After sending read data, the EEPROM waits acknowledgment by keeping bus open. If the EEPROM receives zero as an acknowledge, it sends read data of next address. If the EEPROM receives acknowledgment "1" (no acknowledgment) and a following stop condition, it stops the read operation and enters a stand-by mode. If the EEPROM receives neither acknowledgment "0" nor a stop condition, the EEPROM keeps bus open without sending read data.

#### **Acknowledge Timing Waveform**



#### **Device Addressing**

The EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or a write operation. The device address word consists of 4-bit device code, 3-bit device address code and 1-bit read/write(R/W) code. The most significant 4-bit of the device address word are used to distinguish device type and this EEPROM uses "1010" fixed code. The device address word is followed by the 3-bit device address code. The device address code selects one device out of all devices which are connected to the bus. This means that the device is selected if the inputted 3-bit device address code is equal to the corresponding hard-wired A1-A0 pin status. The eighth bit of the device address word is the read/write(R/W) bit. A write operation is initiated if this bit is low and a read operation is initiated if this bit is high. Upon a compare of the device address word, the EEPROM enters the read or write operation after outputting the zero as an acknowledge. The EEPROM turns to a stand-by state if the device code is not "1010" or device address code doesn't coincide with status of the correspond hard-wired device address pins A0 to A1.

#### **Device Address Word**

#### Device address word (8-bit)

	Devic	e code (fi	(ed)		Device	Device address code				
512k	1	0	1	0	0*2	A1	A0	R/W		

RENESAS

Notes: 1. R/W="1" is read and R/W = "0" is write.


2. Don't care bit

#### Write Operations(WP=Low)

#### Byte Write: (Write operation during WP=Low status)

A write operation requires an 8-bit device address word with R/W = "0". Then the EEPROM sends acknowledgment "0" at the ninth clock cycle. After these, the EEPROMs receive 2 sequence 8-bit memory address words. Upon receipt of this memory address, the EEPROM outputs acknowledgment "0" and receives a following 8-bit write data. After receipt of write data, the EEPROM outputs acknowledgment "0". If the EEPROM receives a stop condition, the EEPROM enters an internally-timed write cycle and terminates receipt of SCL, SDA inputs until completion of the write cycle. The EEPROM returns to a standby mode after completion of the write cycle.


#### **Byte Write Operation**



#### **Page Write:**

The EEPROM is capable of the page write operation which allows any number of bytes up to 128 bytes to be written in a single write cycle. The page write is the same sequence as the byte write except for inputting the more write data. The page write is initiated by a start condition, device address word, memory address(n) and write data (Dn) with every ninth bit acknowledgment. The EEPROM enters the page write operation if the EEPROM receives more write data (Dn+1) instead of receiving a stop condition. The a0 to a6 address bits are automatically incremented upon receiving write data (Dn+1). The EEPROM can continue to receive write data up to 128 bytes. If the a0 to a6 address bits reaches the last address of the page, the a0 to a6 address bits will roll over to the first address of the same page and previous write data will be overwritten. Upon receiving a stop condition, the EEPROM stops receiving write data and enters internally-timed write cycle.

### **Page Write Operation**




#### Write Operations(WP=High)

### Byte Write: (Write operation during WP=High status)

A write operation requires an 8-bit device address word with R/W = "0". Then the EEPROM sends acknowledgment "0" at the ninth clock cycle. After these, the 512kbit EEPROM receives 2 sequence 8-bit memory address words.

Upon receipt of this memory address, the EEPROM outputs acknowledgment "0". After receipt of 8-bit write data, the EEPROM outputs acknowledgment "1"(NO ACK). Then the EEPROM write operations are not allowed.


#### **Byte Write Operation**



#### **Page Write:**

The page write is the same sequence as the byte write. The page write is initiated by a start condition, device address word and memory address(n) with every ninth bit acknowledgment"0". But after inputting write data(Dn), the EEPROM outputs acknowledgment "1"(NO ACK). Then the EEPROM write operations are not allowed.


#### **Page Write Operation**



#### **Acknowledge Polling:**

Acknowledge polling feature is used to show if the EEPROM is in a internally-timed write cycle or not. This feature is initiated by the stop condition after inputting write data. This requires the 8-bit device address word following the start condition during a internally-timed write cycle. Acknowledge polling will operate when the R/W code = "0". Acknowledgment "1" (no acknowledgment) shows the EEPROM is in a internally-timed write cycle and acknowledgment "0" shows that the internally-timed write cycle has completed. See Write Cycle Polling using ACK.

### Write Cycle Polling Using ACK




#### **Read Operation**

There are three read operations: current address read, random read, and sequential read. Read operations are initiated the same way as write operations with the exception of R/W = "1".

#### **Current Address Read:**

The internal address counter maintains the last address accessed during the last read or write operation, with incremented by one. Current address read accesses the address kept by the internal address counter. After receiving a start condition and the device address word (R/W is "1"), the EEPROM outputs the 8-bit current address data from the most significant bit following acknowledgment "0". If the EEPROM receives acknowledgment "1" (no acknowledgment) and a following stop condition, the EEPROM stops the read operation and is turned to a standby state. In case the EEPROM has accessed the last address of the last page at previous read operation, the current address will roll over and returns to zero address. In case the EEPROM has accessed the last address of the page at previous write operation, the current address will roll over within page addressing and returns to the first address in the same page. The current address is valid while power is on. The current address after power on will be indefinite. The random read operation described below is necessary to define the memory address.


#### **Current Address Read Operation**



#### Random Read:

This is a read operation with defined read address. A random read requires a dummy write to set read address. The EEPROM receives a start condition, device address word (R/W=0) and memory address  $2 \times 8$ -bit sequentially. The EEPROM outputs acknowledgment "0" after receiving memory address then enters a current address read with receiving a start condition. The EEPROM outputs the read data of the address which was defined in the dummy write operation. After receiving acknowledgment "1"(no acknowledgment) and a following stop condition, the EEPROM stops the random read operation and returns to a standby state.


#### **Random Read Operation**



#### **Sequential Read:**

Sequential reads are initiated by either a current address read or a random read. If the EEPROM receives acknowledgment "0" after 8-bit read data, the read address is incremented and the next 8-bit read data are coming out. This operation can be continued as long as the EEPROM receives acknowledgment "0". The address will roll over and returns address zero if it reaches the last address of the last page. The sequential read can be continued after roll over. The sequential read is terminated if the EEPROM receives acknowledgment "1" (no acknowledgment) and a following stop condition.

#### **Sequential Read Operation**



#### **Notes**

#### Data Protection at $V_{cc}$ On/Off

When  $V_{cc}$  is turned on or off, noise on the SCL and SDA inputs generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to unintentional program mode. To prevent this unintentional programming, this EEPROM has a power on reset function. Be careful of the notices described below in order for the power on reset function to operate correctly.

- SCL and SDA should be fixed to V<sub>cc</sub> or V<sub>ss</sub> during V<sub>cc</sub> on/off. Low to high or high to low transition
  during V<sub>cc</sub> on/off may cause the trigger for the unintentional programming.
- V<sub>cc</sub> should be turned off after the EEPROM is placed in a standby state.

Not recall

- V<sub>cc</sub> should be turned on from the ground level(V<sub>ss</sub>) in order for the EEPROM not to enter the
  unintentional programming mode.
- $V_{cc}$  turn on speed should be longer than 10  $\mu$ s.

#### **Noise Suppression Time**


This EEPROM have a noise suppression function at SCL and SDA inputs, that cut noise of width less than 50 ns. Be careful not to allow noise of width more than 50 ns.





## **Package Dimensions**

### R1EX24512ASAS0I (PRSP0008DF-B / Previous Code: FP-8DBV)



# **Revision History**

# R1EX24512AxxS0I Data Sheet

Rev.	Date	Conter	nts of Modification
		Page	Description
0.01	Jan.10, 2008	_	Initial issue
0.02	May.10, 2008	_	Delete R1EX24512ATBS0A
0.03	Jan. 08, 2009	P1	Features
			Endurance cycles change 10 <sup>6</sup> cycles to 1,000k cycles @ 25°C.
			Data retentions years change 10 years to 100 years @ 25°C.
		P2	Pin arrangement Pin name change A2 to NC.
		P4	Memory cell characteristics new is described.
		P5/P6	AC characteristics
			Erase/Write endurance is deleted.
			Notes1. change Not 100% tested.
			Notes3 deleted.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of oral for Renesas or any third party with respect to the information in this document in this document or the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application critical examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to the date this document, including the suitability of such information in the deciment, the deciment of t



### RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

### Renesas Technology America, Inc

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

#### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510