

Industrial Communication Embedded solution based on dual 500 MHz Arm® Cortex®-A7 CPU, and Cortex®-M3 at 125 MHz. On-chip FPU, up to 6 Mbytes of on-chip extended SRAM with ECC, extended Ethernet functionalities including Advanced 5 port Ethernet switch, independent Ethernet GMAC, support for EtherCAT®, Sercos®, Profinet®, EtherNet/IP™, DLR, PRP, HSR. Various peripherals such as Quad SPI, DDR controller, NAND Flash Controller, LCD controller, SD/SDIO/eMMC, ADCs... Security functions.

## Features

### ■ On-Chip 32-bit Arm Cortex-A7 MPCore

- Up to 500 MHz
- Single or Dual core
- FPU, VFPv4-D16
- MMU
- L1 cache: 16 KB (instruction)/16 KB (data) per core
- L2 cache: up to 256 KB

### ■ On-Chip 32-bit Arm Cortex-M3 Processor

- Up to 125 MHz
- Memory Protection Unit (MPU) supported

### ■ Low Power Features

- Clock gating management
- Clock frequency scaling

### ■ On-Chip Extended SRAM

- Up to 6 MB with ECC

### ■ Data Transfer

- 2 × DMAC with 8 channels each

### ■ Memory Interfaces

- Up to 2 × Quad SPI/XIP
- NAND Flash with advanced ECC management
- 16-bit DDR interface (DDR2-500/DDR3-1000)
- Up to 2 × SD/SDIO/eMMC

### ■ IO Multiplexing Controller

- Locations of I/Os for peripherals are selectable from multiple pins

### ■ Clock Oscillator

- External clock/oscillator input frequency: 40 MHz
- RTC with 32 kHz oscillator

### ■ Security functions (option)

- Secure Boot/JTAG Lock/64bit Chip-ID

## ■ Peripherals

- CPU resources
  - Mailbox
  - 2 × Timer block (16bit × 6ch, 32bit × 2ch)
  - 1 × PWMTimer (16bit × 16ch)
  - 1 × Watchdog per CPU
  - Semaphore
- General Connectivity
  - 1 × USB2.0 Host
  - 1 × USB2.0 Host & Function
  - 8 × UART
  - 6 × SPI (4 masters/2 slaves)
  - 2 × I<sup>2</sup>C
  - 2 × CAN
  - Up to 2 × 12-bit ADC (up to 1 MSPS)
  - MSEBI (Parallel Bus Interface)
- Other features
  - LCD controller
  - GPIO pins (up to 170)

## ■ R-IN Engine

- Arm Cortex-M3 CPU
- Hardware RTOS accelerator (HW-RTOS)
- Hardware Ethernet accelerator

## ■ Advanced real-time Ethernet features

- SercosIII Slave Controller
- EtherCAT 3 ports slave controller
- Advanced 5 (4 + 1) Port Switch (A5PSW)
  - Switch 5 ports with QoS and IEEE1588
    - Up to 5 Gbit ports
  - PRP compliant to IEC62439-3 Ed2.0-2012 (option)
- HSR compliant to IEC62439-3 Ed2.0-2012 (option)
- Up to 2 independent GMAC, IEEE1588
- Up to 5 external ports with MII/RMII/RGMII

CAN (Controller Area Network): An automotive network specification developed by Robert Bosch GmbH of Germany.

Arm is a registered trademark of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

EtherCAT is registered trademark and patented technology, licensed by Beckhoff Automation GmbH, Germany.

Sercos is a registered trademark of Sercos International e.V.

All trademarks and registered trademarks are the property of their respective owners.

## Section 1 Overview

The Renesas RZ/N1D group, RZ/N1S group, RZ/N1L group are specifically tailored to meet the demands of Industrial Ethernet based applications.

### 1.1 Outline of Specifications

Table 1.1 Outline of Specifications (1/8)

Classification	Module/Function	Description
CPU	Arm Cortex-A7	<ul style="list-style-type: none"> <li>• Arm 32-bit CPU Cortex-A7 (Revision r0p5)</li> <li>• Dual core or single core</li> <li>• Maximum operating frequency: 500 MHz</li> <li>• Clock frequency scaling</li> <li>• L1 cache: 16 KB (instruction)/16 KB (data) per core</li> <li>• L2 cache: up to 256 KB</li> <li>• FPU, VFPv4-D16</li> <li>• MMU</li> <li>• Hardware coherent caches</li> <li>• Little endian</li> </ul>
	Arm Cortex-M3	<ul style="list-style-type: none"> <li>• Arm 32-bit CPU Cortex-M3 (Revision r2p1)</li> <li>• Maximum operating frequency: 125 MHz</li> <li>• Memory Protection Unit (MPU)</li> <li>• Little endian</li> </ul>
Memory	On-chip 2 MB SRAM	<ul style="list-style-type: none"> <li>• Capacity: 2 MB (1 MB + 1 MB)</li> <li>• Separated access ports per 512 KB unit</li> <li>• SEC-DED (Single Error Correction, Double Error Detection)</li> </ul>
	On-chip 4 MB SRAM	<ul style="list-style-type: none"> <li>• Capacity: 4 MB</li> <li>• Separated access ports per 1 MB unit</li> <li>• SEC-DED (Single Error Correction, Double Error Detection)</li> </ul>
Watchdog		<ul style="list-style-type: none"> <li>• Free running 12-bit decrementing counters with reload register</li> <li>• Output can be used to activate a system reset or as an interrupt</li> <li>• Stop of watchdog effect while CPU is being stopped by debugger (e.g. by breakpoint execution)</li> </ul>
Operating Modes		<ul style="list-style-type: none"> <li>• Three boot modes (CA7) <ul style="list-style-type: none"> <li>– NAND Flash</li> <li>– QSPI Flash</li> <li>– USB DFU</li> </ul> </li> </ul>
Clock	Clock Generation Circuit	<ul style="list-style-type: none"> <li>• Input 40 MHz clock selectable from an oscillator or crystal</li> <li>• System clock up to 125 MHz</li> <li>• Cortex-A7 clock <math>\times 1/\times 2/\times 4</math> with system clock</li> <li>• DDR memory clock 250 MHz/500 MHz</li> </ul>
RTC		<ul style="list-style-type: none"> <li>• Time-of-day clock in 24-hour mode</li> <li>• Calendar</li> <li>• Alarm capability</li> <li>• XTAL 32 kHz</li> <li>• Separate and isolated power supply for RTC backup mode</li> </ul>
Reset		<ul style="list-style-type: none"> <li>• Master Reset input</li> <li>• Internal System Reset (Software, watchdog)</li> </ul>

Table 1.1 Outline of Specifications (2/8)

Classification	Module/Function	Description
Data Transfer	Direct Memory Access Controller (DMAC)	<ul style="list-style-type: none"> <li>• 2 units: <ul style="list-style-type: none"> <li>– 8 channels, 16 request sources for DMAC1</li> <li>– 8 channels, 16 request sources for DMAC2</li> </ul> </li> <li>• Memory-to-memory, memory-to-peripheral, and peripheral-to-memory transfers</li> <li>• Transfer width: <ul style="list-style-type: none"> <li>– 8, 16, 32, 64 bits</li> </ul> </li> <li>• Programmable DMA burst size</li> </ul>
Mailbox		<ul style="list-style-type: none"> <li>• 3 × programmable mailboxes <ul style="list-style-type: none"> <li>– 7 × 32-bit data registers per mailbox</li> </ul> </li> </ul>
Semaphore		<ul style="list-style-type: none"> <li>• Hardware lock mechanism of internal shared resources</li> </ul>
Parallel Bus Interface	Medium Speed External Bus Interface (MSEBI)	<ul style="list-style-type: none"> <li>• Master and slave modes <ul style="list-style-type: none"> <li>– Data bus width selectable from 8, 16 and 32 bits</li> </ul> </li> <li>• Address/data/control-data are multiplexed on data bus</li> <li>• Burst mode</li> <li>• DMA Support <ul style="list-style-type: none"> <li>– Master mode: Coupling with 4 DMA channels (external request reception capability)</li> <li>– Slave Mode: External request transmission capability</li> </ul> </li> <li>• Up to 4 chip selects</li> <li>• Programmable address capability from 2B to 4GB</li> <li>• Programmable setup and hold time</li> <li>• External wait request</li> </ul>
I/O Ports	IO Multiplexing	<ul style="list-style-type: none"> <li>• Locations of IOs for peripherals are selectable</li> <li>• Output drive strength selectable</li> <li>• On-chip Pull-up/Pull-down select</li> </ul>
Memory Interfaces	DDR2/3 Controller	<ul style="list-style-type: none"> <li>• DDR2-500/DDR3-1000</li> <li>• Programmable memory data path size: 16 bits, 8 bits, 8 + ECC bits</li> <li>• Up to 2 chip selects and 2 ODT</li> <li>• Up to 2 GB address capability</li> <li>• ECC SEC/DED software configurable (enable/disable)</li> <li>• Programmable on die termination</li> <li>• Configurable impedance drive and slew rate</li> <li>• DDR2/DDR3 low power control management (by software)</li> <li>• Port Address Protection Check <ul style="list-style-type: none"> <li>– Up to 16 address protection regions per port</li> </ul> </li> </ul>
	NAND Flash Controller	<ul style="list-style-type: none"> <li>• NAND interface with 8-bit bus width</li> <li>• Support for asynchronous mode</li> <li>• 4 chip selects</li> <li>• Write protection</li> <li>• Programmable address cycle (0/1/2/3/4/5)</li> <li>• Integrated DMA</li> <li>• Support for 256 B, 512 B, 2 KB, 1 KB, 4 KB, 8 KB, 16 KB pages</li> <li>• BCH ECC (Error detection and data correction) <ul style="list-style-type: none"> <li>– ECC data block size: 256 B, 512 B, 1024 B</li> <li>– ECC correction capability: 2, 4, 8, 16, 24, 32 bits errors</li> </ul> </li> <li>• Bad Block Management (BBM)</li> </ul>

Table 1.1 Outline of Specifications (3/8)

Classification	Module/Function	Description
Memory Interfaces	Quad SPI (QSPI)	<ul style="list-style-type: none"> <li>• Up to 2 units</li> <li>• Single, dual or quad I/O instructions supported</li> <li>• Supported read performance enhanced mode (NoCMD mode)</li> <li>• Remap address direct access</li> <li>• Programmable device sizes</li> <li>• Up to 4 chip selects</li> <li>• Support for 1/2/3/4 byte addressing</li> <li>• Support for programmable page size (default 256 bytes)</li> <li>• Support for programmable number of bytes per device block</li> <li>• Programmable write protected regions</li> <li>• Transmit and receive FIFOs are 16 bytes</li> <li>• Legacy mode allowing software direct access to low level transmit and receive FIFOs</li> <li>• Set of control registers to perform any FLASH command</li> <li>• Support for write burst in direct access</li> </ul>
	SD/SDIO/eMMC	<ul style="list-style-type: none"> <li>• Up to 2 units</li> <li>• SD/SDIO Card interface <ul style="list-style-type: none"> <li>– Transfers data in 1 bit or 4 bits mode</li> <li>– Transfers data in Default or High Speed mode</li> </ul> </li> <li>• eMMC interface <ul style="list-style-type: none"> <li>– Transfers data in 1 bit, 4 bits, or 8 bits mode</li> </ul> </li> <li>• Speeds <ul style="list-style-type: none"> <li>– Default mode up to 25 MHz</li> <li>– High Speed mode up to 50 MHz</li> </ul> </li> <li>• Support for PIO/SDMA/ADMA2 transfer</li> </ul>
Networking Elements	R-IN Engine	<ul style="list-style-type: none"> <li>• ITRON-like system calls <ul style="list-style-type: none"> <li>– 30 system calls for elements such as events, semaphores, and mailboxes</li> </ul> </li> <li>• Task Scheduler <ul style="list-style-type: none"> <li>– Hardware ISR: Maximum 32 selectable from 128 interrupts</li> <li>– Number of context elements: 64</li> <li>– Number of semaphore identifiers: 128</li> <li>– Number of event identifiers: 64</li> <li>– Number of mailbox identifiers: 64</li> <li>– Number of mailbox elements: 192</li> <li>– Number of context priority levels: 16</li> </ul> </li> <li>• Hardware function manager</li> <li>• Internal DMA controller</li> <li>• Buffer allocator</li> <li>• Header EnDec</li> <li>• Dedicated Gigabit Ethernet MAC (with built-in MACDMAC)</li> </ul>

Table 1.1 Outline of Specifications (4/8)

Classification	Module/Function	Description
Networking Elements	Advanced 5 Port Switch	<ul style="list-style-type: none"> <li>• Operation modes: <ul style="list-style-type: none"> <li>– 10 Mbps half- and full-duplex</li> <li>– 100 Mbps half- and full-duplex</li> <li>– 1000 Mbps full-duplex only</li> </ul> </li> <li>• MAC based RMON statistics counters/per port</li> <li>• Port statistics on per port basis (no aggregation)</li> <li>• Look-up table up to 8192 MAC addresses (static and learned)</li> <li>• Packet buffer size: 1 Mbit</li> <li>• 4 queues with individual QoS levels, supporting frame priority classification for the flexible handling of output queues <ul style="list-style-type: none"> <li>– Optional arbitration management through weighted fair queuing</li> </ul> </li> <li>• Support for Ethernet multicast and broadcast frames with flooding control to avoid unnecessary duplication of frames</li> <li>• Programmable multicast destination port mask to restrict frame duplication for individual multicast addresses</li> <li>• IEEE 1588-2008 compatible <ul style="list-style-type: none"> <li>– Support for 1 step Peer-to-Peer (P2P) (Layer 2 only)</li> <li>– Support for 1 step End-to-End (E2E) (Layer 2 only)</li> </ul> </li> <li>• Multicast and broadcast resolution with VLAN domain filtering providing a strict separation of up to 32 VLANs</li> <li>• Support for reception and transmission of VLAN frames</li> <li>• Programmable addition, removal and manipulation of ingress and egress VLAN tags, supporting single and double-tagged VLAN frames on each port</li> <li>• Support for standard frame size (1536 bytes), extended frame sizes up to 1700 bytes and jumbo frames up to 10 Kbytes</li> <li>• Port mirroring programmable per port</li> <li>• RSTP port states (3 for RSTP/ 5 for STP) <ul style="list-style-type: none"> <li>– RSTP Port states learning, discarding, forwarding configurable per port</li> <li>– BPDU frame supported</li> <li>– MSTP BPDU frame supported (software)</li> </ul> </li> <li>• Start in Managed mode</li> <li>• Frame snooping engine</li> <li>• Standalone Energy-Efficient-Ethernet (EEE) management</li> <li>• Programmable egress rate limit per port</li> <li>• Ingress Configurable Broadcast storm protection per port</li> <li>• Ingress Configurable Multicast storm protection per port</li> <li>• 802.1X source address authentication supported</li> <li>• 802.1X guest VLAN supported</li> <li>• PRP functionality (IEC 62439-3 edition 2.0- 2012)</li> <li>• DLR module</li> <li>• Cut-through</li> <li>• TDMA (Time Division Multiple Access) 4 time slots</li> <li>• Pattern Matchers 8 channels</li> <li>• Remote monitoring via SNMP and the (RMON/MIB)</li> <li>• Hub function</li> </ul>

Table 1.1 Outline of Specifications (5/8)

Classification	Module/Function	Description
Networking Elements	HSR Switch	<ul style="list-style-type: none"> <li>• HSR functionality (IEC 62439-3 edition 2.0- 2012) <ul style="list-style-type: none"> <li>– DANH</li> <li>– Redundancy Box (Red Box)</li> <li>– Generation of redundant transmit frames</li> <li>– Filtering of duplicated received frames</li> <li>– Redundancy header generation and detection</li> <li>– Table to keep track of received frames</li> </ul> </li> <li>• 100 Mbps full-duplex Ethernet</li> <li>• Dynamic frame buffer allocation (page manager)</li> <li>• 128 proxy nodes (VDANs) supported</li> <li>• Support for link-local protocols</li> <li>• Duplicate detection memory</li> <li>• MAC address filtering</li> <li>• 1 × VLAN tag supported</li> <li>• Port statistics on per port basis (no aggregation)</li> <li>• 144 KB frame buffer</li> <li>• IEEE 1588-2008</li> <li>• Support for Ethernet multicast frames with flooding control</li> <li>• Extended frame size: up to 2000 bytes (Jumbo frames not supported)</li> <li>• Support for a minimum of 16 nodes in an HSR loop</li> <li>• Configurable duplicate detection residence time</li> </ul>
	EtherCAT Slave Controller	<ul style="list-style-type: none"> <li>• Up to 3 ports</li> <li>• Automatic TX Shift</li> <li>• Enhanced Link Detection</li> <li>• 8 FMMU (Fieldbus Memory Management Unit)</li> <li>• 8 SyncManagers</li> <li>• 64-bit Distributed Clocks</li> <li>• Mapping to global IRQ</li> <li>• Read/Write Offset</li> <li>• Write Protection</li> <li>• AL Status Code Register</li> <li>• Extended Watchdog</li> <li>• AL Event Mask Register</li> <li>• Watchdog Counter</li> <li>• SyncManager Event Times</li> <li>• EPU Error Counter</li> <li>• Lost Link Counter</li> <li>• I<sup>2</sup>C interface for external EEPROM</li> </ul>
	SercosIII Slave Controller	<ul style="list-style-type: none"> <li>• 2 ports</li> <li>• The serial interface operates with 100 Mbaud</li> <li>• Telegram processing for automatic transmission, and monitoring of synchronization telegrams and data telegrams</li> <li>• Switch over function between Sercos protocol and standard Ethernet protocol via multiplexer</li> <li>• Monitors the received data stream to detect the frame type and starts operation when SercosIII frame type is detected</li> <li>• Handling of the data transfers to and from SRAM based on telegram type (MST/MDT or AT)</li> </ul>

Table 1.1 Outline of Specifications (6/8)

Classification	Module/Function	Description
Networking Elements	Independent GMAC	<ul style="list-style-type: none"> <li>• 2 × MAC instances (GMAC1, GMAC2)</li> <li>• Compliance with the following standards: <ul style="list-style-type: none"> <li>– IEEE 1588-2008 v2 standard for precision networked clock synchronization</li> <li>– IEEE 1588-2008 v2 is compliant with Power IEEE C37.238 profile</li> <li>– IEEE 802.3-az-2010 for Energy Efficient Ethernet (EEE)</li> </ul> </li> <li>• Support for 10/100/1000 Mbps data transfer rates</li> <li>• Support for both half-duplex and full-duplex operation</li> <li>• Programmable frame length to support both standard and “jumbo” Ethernet frames with size up to 16 Kbytes (16KB-1)</li> <li>• 17 MAC address registers for the address filter block</li> <li>• Variety of flexible addresses filtering modes are supported</li> <li>• Native DMA with simple-independent channels for transmit and receive engines</li> <li>• Advanced IEEE 1588-2002 &amp; 2008 Ethernet frame time-stamping supported</li> <li>• Provides the flexibility to control the Pulse-Per-Second (PPS) output signal (GMAC1 only)</li> <li>• Programmable CRC generation and checking</li> <li>• Support for RMON statistics (L2 layer only)</li> <li>• Station Management Block, MDIO interface</li> </ul>
Subsystem Elements	USB2.0 HOST	<ul style="list-style-type: none"> <li>• 1 dedicated port + 1 configurable port (Host or Function)</li> <li>• Supports: <ul style="list-style-type: none"> <li>– High speed (HS): 480 Mbps (USB 2.0)</li> <li>– Full speed (FS): 12 Mbps (USB 1.1)</li> <li>– Low speed (LS): 1.5 Mbps (USB 1.1)</li> </ul> </li> <li>• USB Plug Detect (UPD)</li> <li>• Output port power switch management</li> <li>• Overcurrent indication from application</li> <li>• Integrated DMA</li> <li>• Transmit and receive FIFOs</li> </ul>
	USB2.0 Function	<ul style="list-style-type: none"> <li>• 1 configurable port (Host or Function)</li> <li>• Supports: <ul style="list-style-type: none"> <li>– High speed (HS): 480 Mbps (USB 2.0)</li> <li>– Full speed (FS): 12 Mbps (USB 1.1)</li> </ul> </li> <li>• USB Plug Detect (UPD) which detects the connection of a host via VBUS</li> <li>• 16 physical endpoints</li> <li>• Integrated DMA</li> <li>• Endpoint buffer</li> </ul>
	UART 1, 2, 3	<ul style="list-style-type: none"> <li>• Compliant with 16550 UART</li> <li>• Separate 16×8 (16 location depth × 8-bit width) transmit and 16×8 receive FIFOs</li> <li>• RS485 &amp; MODBUS<sup>®</sup> enhanced features</li> <li>• Baud rate generation up to 5.2 Mbaud</li> <li>• Generation and detection of line breaks</li> <li>• Programmable hardware flow control</li> <li>• Auto Flow Control mode as specified in the 16750 standard</li> <li>• Supports TXD, RXD, CTS_N, RTS_N, DTR_N, DSR_N, DCD_N, RI_N</li> </ul>
	UART 4, 5, 6, 7, 8	<ul style="list-style-type: none"> <li>• In addition to UART 1, 2, 3, the following function is available: <ul style="list-style-type: none"> <li>– DMA coupling with burst-mode management</li> </ul> </li> </ul>

Table 1.1 Outline of Specifications (7/8)

Classification	Module/Function	Description
Subsystem Elements	SPI 1, 2, 3, 4 (Master)	<ul style="list-style-type: none"> <li>• Transmit and receive FIFOs (16 × 16)</li> <li>• Programmable RXD sampling logic</li> <li>• Programmable data-size for frames (from 4 to 16 bits)</li> <li>• 4 chip selects</li> <li>• DMA controller interface</li> </ul>
	SPI 5, 6 (Slave)	<ul style="list-style-type: none"> <li>• Transmit and receive FIFOs (16 × 16)</li> <li>• Programmable data-size for frames (from 4 to 16 bits)</li> <li>• DMA controller interface</li> </ul>
	I <sup>2</sup> C 1, 2	<ul style="list-style-type: none"> <li>• Two speeds:               <ul style="list-style-type: none"> <li>– Standard mode (0 to 100 Kbps)</li> <li>– Fast mode (≤ 400 Kbps)</li> </ul> </li> <li>• Separated 8×8 transmit and 8×8 receive FIFOs</li> <li>• Master or slave I<sup>2</sup>C operation</li> <li>• 7- or 10-bit addressing</li> <li>• 7- or 10-bit combined format transfers</li> <li>• Bulk transmit mode</li> <li>• Programmable SDA hold time (t<sub>HD, DAT</sub>)</li> </ul>
	CAN 1, 2	<ul style="list-style-type: none"> <li>• Supports both 11-bit and 29-bit identifiers</li> <li>• Supports bit rates from 125 Kbps to 1 Mbps</li> <li>• Acceptance filtering</li> <li>• Software-driven bit-rate detection (offering hot plug-in support)</li> <li>• Single-shot transmission option, listen-only mode, reception of 'own' messages</li> <li>• Arbitration lost interrupt with data of bit position</li> <li>• Read/write error counters</li> <li>• Last error register</li> <li>• Programmable error limit warning</li> <li>• Transmit periodic "Sync frame"</li> <li>• Programmable time base</li> </ul>
	General Purpose Timers(Timer)	<ul style="list-style-type: none"> <li>• 2 units, each supporting:               <ul style="list-style-type: none"> <li>– 6 programmable 16-bit timers</li> <li>– 2 programmable 32-bit timers</li> </ul> </li> <li>• Prescaler selectable between 2 time bases</li> <li>• Auto-reload mode or single-shot mode</li> <li>• DMA coupling (only for the 32-bit timers)</li> </ul>
	PWMTimer	<ul style="list-style-type: none"> <li>• 6 inputs for capture and clock:               <ul style="list-style-type: none"> <li>– Bounce filter</li> <li>– 40 external inputs</li> </ul> </li> <li>• 16 outputs for compare match:               <ul style="list-style-type: none"> <li>– 20 external outputs</li> </ul> </li> <li>• 16 basic 16-bit counters:               <ul style="list-style-type: none"> <li>– Capture and compare functions</li> <li>– 32-bit cascaded counter</li> <li>– Two clock prescalers 10-bit</li> <li>– Synchronized with other counters</li> </ul> </li> </ul>



Table 1.1 Outline of Specifications (8/8)

Classification	Module/Function	Description
ADC	ADC	<ul style="list-style-type: none"> <li>• Up to 2 units</li> <li>• Resolution 12 bits</li> <li>• Sampling rate from 0.0625 MSPS to 1 MSPS</li> <li>• Analog inputs <ul style="list-style-type: none"> <li>– 8 channels: (5 ch + 3 ch S/H)</li> </ul> </li> <li>• Individual trigger per channel</li> <li>• DNL, <math>\pm 1.0</math> LSB (Max.) [at VAIN = 0.0 V to AVDD, <math>f_{CLK} = 20</math> MHz]</li> <li>• INL, <math>\pm 4.0</math> LSB (Max.) [at VAIN = 0.0 V to AVDD, <math>f_{CLK} = 20</math> MHz]</li> <li>• Power-down mode</li> <li>• Two level of priority</li> <li>• Round-robin management of simultaneous conversion requests with the same level of priority.</li> <li>• DMA coupling</li> <li>• Virtual channel capability</li> </ul>
Multimedia	LCD Controller	<ul style="list-style-type: none"> <li>• Programmable LCD Panel resolutions</li> <li>• Interface for 1 Port TFT LCD Panel: <ul style="list-style-type: none"> <li>– 18-bit digital (6 bits/color)</li> <li>– 24-bit digital (8 bits/color)</li> </ul> </li> <li>• Programmable frame buffer bits per pixel (bpp) <ul style="list-style-type: none"> <li>– 1, 2, 4, 8 bpp mapped through Color Palette to 18-bit LCD pixel</li> <li>– 16, 18, bpp directly drive 18-bit LCD pixel</li> <li>– 24 bpp directly drive 24-bit LCD pixel</li> </ul> </li> <li>• Hardware blink supported</li> <li>• Pulse Width Modulation module for LCD panel LED backlight brightness control</li> <li>• Power up and down sequencing supported</li> <li>• Integrated DMA</li> </ul>
Security		<ul style="list-style-type: none"> <li>• Checks the signature of the Secure Boot program</li> <li>• Disable the JTAG I/F debugging function</li> <li>• 64bit Chip-ID which can be read by Cortex-A7</li> </ul>
Debugging Interface		<ul style="list-style-type: none"> <li>• ETM coupled with JTAG debugger</li> <li>• Single Embedded Trace Buffer (32 KB) shared by Cortex-A7 and Cortex-M3 cores</li> <li>• Arm JTAG</li> <li>• Arm SWD</li> </ul>
Power Supply Voltage		<ul style="list-style-type: none"> <li>• Core Voltage: <math>1.15\text{ V} \pm 0.05\text{ V}</math></li> <li>• IO voltage: <math>3.3\text{ V} \pm 0.3\text{ V}</math></li> <li>• DDR IO voltage: <math>1.8\text{ V} \pm 0.1\text{ V}</math>; <math>1.5\text{ V} \pm 0.075\text{ V}</math></li> </ul>
Operating Temperature		Junction temperature: $-40^{\circ}\text{C}$ to $+110^{\circ}\text{C}$
Packages		<ul style="list-style-type: none"> <li>• RZ/N1D: <ul style="list-style-type: none"> <li>– 400LFBGA, 17×17 mm, 0.8 mm pitch</li> <li>– 324LFBGA, 15×15 mm, 0.8 mm pitch</li> </ul> </li> <li>• RZ/N1S <ul style="list-style-type: none"> <li>– 324LFBGA, 15×15 mm, 0.8 mm pitch</li> <li>– 196LFBGA, 12×12 mm, 0.8 mm pitch</li> </ul> </li> <li>• RZ/N1L <ul style="list-style-type: none"> <li>– 196LFBGA, 12×12 mm, 0.8 mm pitch</li> </ul> </li> </ul>

## 1.2 SoC Block Diagram

Please refer to **Section 1.3, Function Comparison per Device Family and Package** about available functions according to the package.

### 1.2.1 RZ/N1D




Figure 1.1 Block Diagram of RZ/N1D

1.2.2 RZ/N1S




Figure 1.2 Block Diagram of RZ/N1S

1.2.3 RZ/N1L




Figure 1.3 Block Diagram of RZ/N1L

## 1.3 Function Comparison per Device Family and Package

Table 1.2 Renesas CPU Subsystem Part Description

Hardware Features	Package Type:	RZ/N1D		RZ/N1S		RZ/N1L	
		400BGA	324BGA	324BGA	196BGA	196BGA	
Processor Unit	Arm Cortex-A7	Dual		Single		—	
	Arm Cortex-M3	Available					
Memory Unit	2 MB with ECC	Available					
	4 MB with ECC	—		Available			
	DDR Memory Controller	Available*1		—			
	Quad SPI	1 ch		2 ch	1 ch*2		
	SDIO/SD/eMMC	2 ch					
	NAND Flash	Available					
	Networking elements	R-IN Engine & HWRTOS	Available*5				
Ethernet Port		5 ports	3 ports*3	5 ports	3 ports*3		
Independent GMAC		Up to 2	N/A*4	Up to 2	Up to 1*4		
EtherCAT Slave Controller		Available*6 *7					
SercosIII Slave Controller		Available*6 *7					
Advanced 5port Switch		5 ports (4 + 1)	4 ports (3 + 1)	5 ports (4 + 1)	3 ports (2 + 1)*7		
		PRP	Optional	—	Available	—	
HSR Switch*5 *6		Optional	—				
Peripheral Group	ADC	2 units	1 unit				
	RTC	Available				N/A	
	DMAC	2 ch					
	UART	8 ch					
	I <sup>2</sup> C	2 ch					
	Parallel bus Master & Slave*8	Available				Slave only	
	USB Host & Function	Available					
	Mailbox	Available				N/A	
	Watchdog for CA7	Available, 2		Available, 1		N/A	
	Watchdog for CM3	Available					
	SPI Master	4 ch					
	SPI Slave	2 ch					
	CAN	2 ch					
	LCDC	Available			N/A		
	Semaphore	Available					
	Timer block	2 units					
	PWMTimer	Available					
	GPIO pin*9	170	132	160	95	95	
	Security functions*10	Optional					—

Note 1. RZ/N1D-324 has 1 Chip Select and 1 ODT.

Note 2. RZ/N1S-196 and RZ/N1L have up to 2 chip selects.

Note 3. Please refer to Restriction of Ethernet Interface Modes chapter for more details about N/A port numbers.

Note 4. GMAC2 is available via A5PSW in RZ/N1D-324, RZ/N1S-196 and RZ/N1L.

Note 5. HW-RTOS and HSR are not available simultaneously.

Note 6. SERCOSIII, ETHERCAT and HSR function are not available simultaneously.

Note 7. A5PSW, SERCOSIII and ETHERCAT function are not available simultaneously in RZ/N1S-196 and RZ/N1L.

Note 8. RZ/N1D-324 is not able to use 32-bit mode. RZ/N1S-196 and RZ/N1L are only able to use 8-bit mode and 2 external wait requests. RZ/N1S-196 is only able to use ALE serial mode in Master.

Note 9. Shared with peripheral signals.

Note 10. Please contact our sales office for information regarding the optional security functions.

## 1.4 List of Products

Table 1.3 List of Products

Name	P/N	Package(s)	Main CPU	PRP/HSR	Security	
RZ/N1D	R9A06G032VGBG	400BGA	Dual Cortex-A7	—	—	
	R9A06G032EGBG				Available	
	R9A06G032VGBA	324BGA			—	
	R9A06G032EGBA				Available	
	R9A06G032NGBG	400BGA			PRP/HSR	—
	R9A06G032PGBG				Available	
RZ/N1S	R9A06G033VGBA	196BGA	Single Cortex-A7	—	—	
	R9A06G033EGBA				Available	
	R9A06G033NGBG	324BGA			PRP	—
	R9A06G033PGBG				Available	
RZ/N1L	R9A06G034VGBA	196BGA	Cortex-M3	—	—	

# 1.5 Pin Assignments

## 1.5.1 RZ/N1D BGA-400 Package

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	
20	GND	GPIO75	GPIO77	GPIO36	GPIO37	GPIO42	GPIO48	GPIO53	GPIO54	GPIO59	GPIO12	GPIO18	GPIO20	GPIO62	GPIO63	GPIO90	GPIO88	GPIO86	GPIO84	GND	20
19	GPIO78	GPIO76	GPIO74	GPIO68	GPIO38	GPIO41	GPIO45	GPIO51	GPIO56	GPIO58	GPIO13	GPIO17	GPIO64	GPIO106	GPIO91	GPIO89	GPIO87	GPIO85	GPIO93	GPIO82	19
18	GPIO30	GPIO79	GPIO73	GPIO71	GPIO66	GPIO39	GPIO44	GPIO47	GPIO52	GPIO55	GPIO19	GPIO15	GPIO22	GPIO102	GPIO107	GPIO96	GPIO95	GPIO100	GPIO80	GPIO81	18
17	GPIO27	GPIO32	GPIO34	GPIO69	GPIO70	GPIO67	GPIO40	GPIO46	GPIO49	GPIO57	GPIO16	GPIO21	GPIO104	GPIO99	GPIO98	GPIO97	GPIO105	GPIO103	GPIO92	GPIO83	17
16	GPIO24	GPIO28	GPIO29	GPIO129	GPIO128	GPIO72	GPIO65	GPIO43	GPIO50	GND	GPIO14	GPIO23	GPIO108	GPIO101	VDD11_C A7	GPIO120	GPIO109	GPIO118	GPIO94	GPIO117	16
15	GPIO6	GPIO8	GPIO31	GPIO33	GPIO35	GND	GND	GND	RGMII5_VDDQ	RGMII5_VDDQ	GND	GND	VDD33	GND	VDD11_C A7	GPIO125	GPIO126	GPIO121	GPIO116	GPIO119	15
14	GPIO5	GPIO9	GPIO10	GPIO26	RGMII3_VDDQ	RGMII3_VDDQ	VDD33	RGMII4_VDDQ	RGMII4_VDDQ	GND	RGMII2_VDDQ	RGMII2_VDDQ	VDD33	GND	GPIO124	GPIO123	GPIO122	GPIO111	GPIO115	GPIO113	14
13	GPIO2	GPIO4	GPIO3	GPIO11	GPIO25	GND	VDD11	GND	VDD11	VDD11	GND	VDD11	GND	VDD33	GPIO127	JTAG_TDO	JTAG_TCK	GPIO114	GPIO112	GPIO110	13
12	GPIO0	GPIO131	GPIO1	GPIO7	RGMII1_VDDQ	GND	VDD11	GND	GND	GND	GND	GND	VDD11	VDD33	GND	JTAG_TRST_N	JTAG_TDI	JTAG_TMS	GPIO61	GPIO60	12
11	GPIO137	GPIO135	GPIO133	GPIO132	GPIO130	RGMII1_VDDQ	GND	GND	GND	GND	GND	GND	GND	USB_AVSS	USB_RREF	USB_AVDD	USB_VBUS	MRESET_N	MRESET_OUT	USB_GND	11
10	GPIO139	GPIO136	GPIO138	GPIO140	GPIO134	GND	VDD33	GND	GND	GND	GND	GND	VDD11	USB_AVSS	USB_GND	USB_GND	USB_GND	USB_GND	USB_DM1	USB_DP1	10
9	GPIO141	GPIO143	GPIO147	GPIO144	CTRSTBY_B	VDD33	VDD33	VDD11	GND	GND	GND	GND	VDD11	GND	USB_VD33	USB_VD33	USB_GND	USB_GND	USB_DM2	USB_DP2	9
8	GPIO145	GPIO149	GPIO142	GPIO148	ANF_VDD_PRG	RTC_VDD33	GND	VDD11	VDD11	DVSS	DVDD	VDD11	GND	VDD33	ADC2_AGND	ADC2_AVDD	ADC2_IN6	ADC2_IN7	ADC2_IN8	USB_GND	8
7	RTC_XI	GPIO146	RTC_PWRGOD	GPIO152	GPIO150	GND	VDD33	DVDDQ	GND	DVSS	DVDD	DVDDQ	VDD33	TMC2	THMODE	ADC2_VREFN	ADC2_VREFP	ADC2_IN3	ADC2_IN2	ADC2_IN4	7
6	RTC_XO	GPIO151	GPIO153	GPIO154	GPIO158	GND	VDD33	GND	DVDDQ	DVDDQ	DVDDQ	DVDDQ	GND	CONFIG1	CONFIG0	ADC1_AVDD	ADC1_VREFP	ADC1_IN8	ADC1_IN1	ADC1_IN0	6
5	GPIO155	GPIO157	GPIO159	GPIO163	GPIO162	DDR_DQ6	GND	GND	GND	DDR_VREF	GND	DDR_ADDR0	GND	DDR_ADDR5	CONFIG2	ADC1_AGND	ADC1_VREFN	ADC1_IN4	ADC1_IN6	ADC1_IN7	5
4	GPIO160	GPIO156	GPIO167	GPIO165	GND	DDR_DQ0	DDR_DQS_N0	DDR_DQ7	DDR_DQ5	DDR_MZQ	DDR_CS1	DDR_ADDR12	DDR_ADDR15	DDR_BA0	DDR_ADDR7	DDR_ADDR1	TMC1	ADC1_IN3	ADC1_IN0	ADC1_IN2	4
3	GPIO161	GPIO169	GPIO166	GND	DDR_DQ4	DDR_DQS0	DDR_DM0	DDR_DQ3	GND	GND	DDR_ADDR10	DDR_RAS	DDR_CAS	DDR_ADDR3	DDR_ADDR4	DDR_ADDR9	DDR_ADDR14	DDR_RESET_N	GND	ADC1_IN1	3
2	GPIO164	GPIO168	DDR_DQ14	DDR_DQ8	DDR_DQ2	DDR_DM1	DDR_DQS_N1	DDR_DQ9	DDR_DQ15	DDR_CLKP	DDR_CLKEN	DDR_WE	DDR_ODT0	DDR_BA2	DDR_ADDR2	DDR_ADDR11	DDR_ADDR13	GND	MCLK_XO	GND	2
1	GND	GND	DDR_DQ12	DDR_DQ10	GND	DDR_DQS1	GND	DDR_DQ11	DDR_DQ13	DDR_CLKN	GND	DDR_CS0	DDR_ODT1	DDR_BA1	GND	DDR_ADDR6	DDR_ADDR8	GND	MCLK_XI	GND	1

Figure 1.4 RZ/N1D Pinout BGA-400 (Top View)

### 1.5.2 RZ/N1D BGA-324 Package

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V		
18	GND	GPIO75	GPIO77	GPIO36	GPIO41	GPIO42	GPIO46	GPIO48	GPIO51	GPIO54	GPIO64	GPIO101	GPIO107	GPIO90	GPIO88	GPIO86	GPIO84	GND	18	
17	GPIO78	GPIO76	GPIO74	GPIO66	GPIO39	GPIO44	GPIO47	GPIO52	GPIO53	GPIO56	GPIO108	GPIO99	GPIO91	GPIO89	GPIO87	GPIO85	GPIO93	GPIO82	17	
16	GPIO79	GPIO69	GPIO72	GPIO68	GPIO37	GPIO40	GPIO45	GPIO50	GPIO57	GPIO58	GPIO106	GPIO96	GPIO97	GPIO95	GPIO120	GPIO100	GPIO80	GPIO81	16	
15	GPIO30	GPIO33	GPIO73	GPIO70	GPIO67	GPIO38	GPIO43	GPIO49	GPIO55	GPIO102	GPIO104	GPIO98	GPIO105	VDD11_Q A7	GPIO125	GPIO103	GPIO92	GPIO83	15	
14	GPIO35	GPIO28	GPIO31	GPIO128	GPIO71	GPIO65	RGMII4_VDDQ	GND	GPIO59	GPIO62	GPIO63	GPIO109	GND	VDD11_Q A7	GPIO124	GPIO126	GPIO94	GPIO115	14	
13	GPIO29	GPIO32	GPIO34	GPIO129	VDD33	GND	RGMII4_VDDQ	RGMII5_VDDQ	RGMII5_VDDQ	VDD33	VDD33	GND	GND	GPIO123	GPIO122	GPIO118	GPIO116	GPIO113	13	
12	GPIO24	GPIO27	GPIO25	GPIO26	RGMII3_VDDQ	GND	VDD11	GND	GND	VDD11	GND	VDD11	VDD33	GPIO127	GPIO121	GPIO117	GPIO119	GPIO114	12	
11	GPIO133	GPIO131	GPIO132	GPIO130	RGMII3_VDDQ	VDD33	GND	GND	GND	GND	GND	VDD11	VDD33	JTAG_TDO	JTAG_TDI	GPIO111	GPIO112	GPIO110	11	
10	GPIO135	GPIO137	GPIO136	GPIO134	GND	VDD11	GND	GND	GND	GND	GND	USB_AVSS	GND	JTAG_TRST_N	JTAG_TMS	JTAG_TCK	GPIO61	GPIO60	10	
9	GPIO139	GPIO138	GPIO147	GPIO142	VDD33	VDD33	GND	GND	GND	GND	GND	USB_AVSS	USB_RREF	USB_AVDD	USB_VBUS	MRESET_N	MRESET_OUT	USB_GND	9	
8	GPIO141	GPIO143	GPIO140	GPIO148	ANF_VDD_PRG	VDD33	GND	GND	DVSS	DVDD	VDD11	USB_VD33	USB_VD33	USB_GND	USB_GND	USB_GND	USB_DM1	USB_DP1	8	
7	GPIO145	GPIO149	GPIO144	CTRSTBY_B	RTC_VDD33	VDD11	GND	DVDDQ	DVSS	DVDD	VDD11	GND	VDD33	CONFIG0	USB_GND	USB_GND	USB_DM2	USB_DP2	7	
6	RTC_XI	GPIO148	GPIO150	RTC_PWRGO_OD	GND	VDD33	VDD11	DVDDQ	DVDDQ	DVDDQ	DVDDQ	VDD33	TMC2	ADC1_AVDD	ADC1_VREFP	ADC1_IN6	ADC1_IN8	USB_GND	6	
5	RTC_XO	GPIO151	GPIO154	GND	DDR_DQ6	GND	GND	GND	DDR_VREF	DDR_ADDR0	GND	THMODE	TMC1	CONFIG2	ADC1_AGND	ADC1_VREFN	ADC1_IN4	ADC1_IN7	5	
4	GPIO152	GPIO153	GND	DDR_DQ0	DDR_DQ0S0	DDR_DQ01	DDR_DQ07	DDR_MZQ	GND	DDR_ADDR12	DDR_BA0	DDR_ADDR5	DDR_ADDR7	DDR_ADDR1	DDR_ADDR11	CONFIG1	ADC1_IN1	ADC1_IN2	ADC1_IN0	4
3	GPIO155	DDR_DQ14	DDR_DQ4	DDR_DQS_N0	DDR_DM0	DDR_DQ3	DDR_DQ5	GND	DDR_ADDR10	DDR_RAS	DDR_ADDR15	DDR_ADDR3	DDR_ADDR4	DDR_ADDR9	DDR_ADDR14	DDR_RESET_N	GND	ADC1_IN3	3	
2	DDR_DQ12	DDR_DQ10	DDR_DQ2	DDR_DM1	DDR_DQS_N1	DDR_DQ9	DDR_DQ15	DDR_CLKP	DDR_CLKEN	DDR_WE	DDR_CAS	DDR_BA2	DDR_ADDR2	DDR_ADDR11	DDR_ADDR13	GND	MCLK_XO	GND	2	
1	GND	DDR_DQ8	GND	DDR_DQS1	GND	DDR_DQ11	DDR_DQ13	DDR_CLKN	GND	DDR_CS0	DDR_ODT0	DDR_BA1	GND	DDR_ADDR6	DDR_ADDR8	GND	MCLK_XI	GND	1	

Figure 1.5 RZ/N1D Pinout BGA-324 (Top View)



### 1.5.3 RZ/N1S BGA-324 Package

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	
18	GND	GPIO69	GND	GPIO48	GPIO55	GPIO59	GPIO12	GPIO17	GPIO20	GND	GPIO0	GPIO2	GPIO6	GND	GPIO88	GPIO86	GPIO84	GND	18
17	GPIO67	GPIO68	GPIO70	GPIO50	GPIO51	GPIO57	GND	GPIO14	GPIO19	GPIO21	GPIO1	GPIO3	GPIO8	GPIO90	GPIO89	GPIO87	GPIO85	GPIO93	17
16	GPIO66	GPIO65	GPIO64	GPIO71	GPIO53	GPIO49	GPIO56	GPIO13	GPIO18	GPIO23	GPIO5	GPIO7	GPIO9	GPIO153	GPIO91	GPIO81	GPIO82	GPIO80	16
15	GND	GPIO62	GPIO63	GPIO72	GPIO52	GPIO54	GPIO58	GPIO15	GPIO16	GPIO22	GPIO4	GPIO11	GPIO10	GPIO154	GPIO152	GPIO151	GPIO92	GND	15
14	GPIO43	GPIO45	GPIO46	GPIO73	VDD33	VDD33	RGMII5_VDDQ	RGMII5_VDDQ	RGMII2_VDDQ	RGMII2_VDDQ	RGMII1_VDDQ	RGMII1_VDDQ	VDD33	GPIO155	GPIO157	GPIO150	GPIO83	GPIO94	14
13	GPIO38	GPIO39	GPIO44	GPIO47	GND	GND	GND	GND	GND	GND	GND	GND	VDD33	GPIO156	GPIO158	GPIO159	MRESET_OUT	GND	13
12	GPIO36	GPIO37	GPIO41	GPIO42	RGMII4_VDDQ	GND	VDD11	VDD11	VDD11	VDD11	VDD11	VDD11	GND	GND	GND	MRESET_N	MCLK_XO	MCLK_XI	12
11	GND	GPIO34	GPIO33	GPIO40	RGMII4_VDDQ	GND	VDD11	GND	GND	GND	GND	VDD11	PLL_AVDD	GND	GND	USB_VBUS	USB_GND	USB_GND	11
10	GPIO32	GPIO35	GPIO31	GPIO30	RGMII3_VDDQ	GND	VDD11	GND	GND	GND	GND	VDD11	PLL_AGND	USB_AVDD	USB_RREF	USB_GND	USB_DM1	USB_DP1	10
9	GPIO28	GPIO27	GPIO29	GPIO25	RGMII3_VDDQ	GND	VDD11	GND	GND	GND	GND	VDD11	VDD33	USB_VD33	USB_VD33	USB_GND	USB_DM2	USB_DP2	9
8	GPIO24	GPIO26	GPIO77	GND	GND	VDD33	VDD11	GND	GND	GND	GND	VDD11	GND	ADC1_AVDD	ADC1_VREFN	ADC1_IN7	USB_GND	USB_GND	8
7	GND	GPIO79	GPIO76	GPIO74	GND	VDD33	VDD11	VDD11	VDD11	VDD11	VDD11	VDD11	GND	ADC1_AGND	ADC1_VREFP	ADC1_IN2	ADC1_IN8	ADC1_IN6	7
6	GPIO61	GPIO78	GPIO75	GPIO133	GND	VDD33	GND	GND	GND	GND	GND	GND	GND	VDD33	TMC2	ADC1_IN0	ADC1_IN1	ADC1_IN3	6
5	GPIO60	VDD33	GPIO149	RTC_VDD33	GND	GND	VDD33	VDD33	VDD33	GND	GND	GND	VDD33	VDD33	JTAG_TRST_N	JTAG_TDI	JTAG_TMS	ADC1_IN4	5
4	GND	ANF_VDD_PRG	RTC_PWR_GOOD	GPIO123	GPIO125	GPIO127	GPIO129	GPIO130	GPIO131	GPIO132	GPIO134	GPIO136	CTRSTBY_B	CONFIG1	TMC1	JTAG_TCK	GPIO148	GND	4
3	RTC_XO	GPIO120	GPIO121	GPIO122	GPIO124	GPIO126	GPIO128	GPIO106	GPIO109	GPIO112	GPIO114	GPIO135	THMODE	CONFIG0	JTAG_TDO	GPIO145	GPIO146	GPIO147	3
2	RTC_XI	GPIO119	GPIO97	GPIO98	GPIO100	GPIO102	GPIO104	GPIO105	GPIO108	GPIO111	GPIO113	GPIO116	GPIO137	GPIO138	GPIO139	GPIO142	GPIO143	GPIO144	2
1	GND	GPIO95	GPIO96	GND	GPIO99	GPIO101	GPIO103	GND	GPIO107	GPIO110	GND	GPIO115	GPIO117	GPIO118	GND	GPIO140	GPIO141	GND	1

Figure 1.6 RZ/N1S Pinout BGA-324 (Top View)

### 1.5.4 RZ/N1S BGA-196 Package

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	
14	GND	GPIO70	GND	GPIO48	GPIO51	GPIO57	GND	GPIO3	GPIO7	GPIO8	GND	GPIO89	GPIO87	GND	14
13	GPIO64	GPIO68	GPIO71	GPIO50	GPIO49	GPIO56	GPIO0	GPIO2	GPIO6	GPIO90	GPIO86	GPIO84	GPIO81	GPIO93	13
12	GPIO63	GPIO67	GPIO72	GPIO52	GPIO54	GPIO58	GPIO1	GPIO5	GPIO9	GPIO88	GPIO91	GPIO82	GPIO80	GPIO83	12
11	GPIO66	GPIO65	GPIO69	GPIO53	GPIO55	GPIO59	GPIO4	GPIO11	GPIO10	VDD33	GPIO85	GPIO92	GPIO94	GND	11
10	GND	GPIO45	GPIO62	GPIO73	VDD33	RGMI15_VDDQ	RGMI15_VDDQ	RGMI11_VDDQ	RGMI11_VDDQ	GND	VDD11	MRESET_OUT	MCLK_XO	MCLK_XI	10
9	GPIO47	GPIO43	GPIO42	GPIO44	VDD11	GND	VDD11	GND	VDD11	PLL_AVDD	PLL_AGND	MRESET_N	USB_VBUS	USB_GND	9
8	GPIO46	GPIO39	GPIO38	GPIO41	RGMI14_VDDQ	GND	GND	GND	GND	USB_AVDD	USB_RREF	USB_GND	USB_DM1	USB_DP1	8
7	GND	GPIO36	GPIO37	GPIO40	RGMI14_VDDQ	VDD11	GND	GND	VDD11	USB_VD33	USB_VD33	USB_GND	USB_DM2	USB_DP2	7
6	GPIO61	GPIO77	GPIO79	GPIO76	VDD33	GND	GND	GND	GND	GND	ADC1_AVDD	ADC1_VREFN	USB_GND	USB_GND	6
5	GPIO60	GPIO75	GPIO78	GPIO74	VDD11	GND	VDD11	VDD11	GND	VDD11	ADC1_AGND	ADC1_VREFP	ADC1_IN8	ADC1_IN7	5
4	GND	RTC_VDD33	VDD33	ANF_VDD_PRG	VDD33	GPIO105	GPIO107	GPIO112	VDD33	VDD33	TMC2	ADC1_IN2	ADC1_IN0	ADC1_IN6	4
3	RTC_XO	RTC_PWR_GOOD	GPIO97	GPIO95	GPIO100	GPIO103	GPIO111	GPIO115	GPIO117	CTRSTBY_B	CONFIG1	TMC1	ADC1_IN4	ADC1_IN3	3
2	RTC_XI	GPIO98	GPIO96	GPIO102	GPIO104	GPIO108	GPIO110	GPIO114	GPIO116	THMODE	CONFIG0	JTAG_TCK	JTAG_TMS	ADC1_IN1	2
1	GND	GPIO99	GPIO101	GND	GPIO106	GPIO109	GND	GPIO113	GPIO118	GND	JTAG_TDO	JTAG_TRST_N	JTAG_TDI	GND	1
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	

Figure 1.7 RZ/N1S Pinout BGA-196 (Top View)

### 1.5.5 RZ/N1L BGA-196 Package




	A	B	C	D	E	F	G	H	J	K	L	M	N	P	
14	GND	GPIO70	GND	GPIO48	GPIO51	GPIO57	GND	GPIO3	GPIO7	GPIO8	GND	GPIO89	GPIO87	GND	14
13	GPIO64	GPIO68	GPIO71	GPIO50	GPIO49	GPIO56	GPIO0	GPIO2	GPIO6	GPIO90	GPIO86	GPIO84	GPIO81	GPIO93	13
12	GPIO63	GPIO67	GPIO72	GPIO52	GPIO54	GPIO58	GPIO1	GPIO5	GPIO9	GPIO88	GPIO91	GPIO82	GPIO80	GPIO83	12
11	GPIO66	GPIO65	GPIO69	GPIO53	GPIO55	GPIO59	GPIO4	GPIO11	GPIO10	VDD33	GPIO85	GPIO92	GPIO94	GND	11
10	GND	GPIO45	GPIO62	GPIO73	VDD33	RGMI15_VDDQ	RGMI15_VDDQ	RGMI11_VDDQ	RGMI11_VDDQ	GND	VDD11	MRESET_OUT	MCLK_XO	MCLK_XI	10
9	GPIO47	GPIO43	GPIO42	GPIO44	VDD11	GND	VDD11	GND	VDD11	PLL_AVDD	PLL_AGND	MRESET_N	USB_VBUS	USB_GND	9
8	GPIO46	GPIO39	GPIO38	GPIO41	RGMI14_VDDQ	GND	GND	GND	GND	USB_AVDD	USB_RREF	USB_GND	USB_DM1	USB_DP1	8
7	GND	GPIO36	GPIO37	GPIO40	RGMI14_VDDQ	VDD11	GND	GND	VDD11	USB_VD33	USB_VD33	USB_GND	USB_DM2	USB_DP2	7
6	GPIO61	GPIO77	GPIO79	GPIO76	VDD33	GND	GND	GND	GND	GND	ADC1_AVDD	ADC1_VREFN	USB_GND	USB_GND	6
5	GPIO60	GPIO75	GPIO78	GPIO74	VDD11	GND	VDD11	VDD11	GND	VDD11	ADC1_AGND	ADC1_VREFP	ADC1_IN8	ADC1_IN7	5
4	GND	VDD33	VDD33	GND	VDD33	GPIO105	GPIO107	GPIO112	VDD33	VDD33	TMC2	ADC1_IN2	ADC1_IN0	ADC1_IN6	4
3	N.C.	VDD33	GPIO97	GPIO95	GPIO100	GPIO103	GPIO111	GPIO115	GPIO117	CTRSTBY_B	CONFIG1	TMC1	ADC1_IN4	ADC1_IN3	3
2	GND	GPIO98	GPIO96	GPIO102	GPIO104	GPIO108	GPIO110	GPIO114	GPIO116	THMODE	CONFIG0	JTAG_TCK	JTAG_TMS	ADC1_IN1	2
1	GND	GPIO99	GPIO101	GND	GPIO106	GPIO109	GND	GPIO113	GPIO118	GND	JTAG_TDO	JTAG_TRST_N	JTAG_TDI	GND	1
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	

Figure 1.8 RZ/N1L Pinout BGA-196 (Top View)

## 1.6 Package Dimensions

### 1.6.1 BGA-400 Package


JEITA Package Code	RENESAS Code	MASS (Typ) [g]
P-LFBGA400-17x17-0.80	PLBG0400GB-A	0.88



Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	16.90	17.00	17.10
E	16.90	17.00	17.10
A	—	—	1.70
A <sub>1</sub>	0.35	0.40	0.45
e	—	0.80	—
b	0.45	0.50	0.55
x <sub>1</sub>	—	—	0.15
x <sub>2</sub>	—	—	0.08
y	—	—	0.10
y <sub>1</sub>	—	—	0.20
n	—	400	—
Z <sub>D</sub>	—	0.90	—
Z <sub>E</sub>	—	0.90	—

### 1.6.2 BGA-324 Package




JEITA Package Code	RENESAS Code	MASS (Typ) [g]
P-LFBGA324-15x15-0.80	PLBG0324GA-A	0.70



Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	14.90	15.00	15.10
E	14.90	15.00	15.10
A	—	—	1.70
A1	0.35	0.40	0.45
e	—	0.80	—
b	0.45	0.50	0.55
x1	—	—	0.15
x2	—	—	0.08
y	—	—	0.10
y1	—	—	0.20
n	—	324	—
Z <sub>D</sub>	—	0.70	—
Z <sub>E</sub>	—	0.70	—

### 1.6.3 BGA-196 Package

JEITA Package Code	RENESAS Code	MASS (Typ) [g]
P-LFBGA196-12x12-0.80	PLBG0196GA-A	0.43



Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	11.92	12.0	12.08
E	11.92	12.0	12.08
A	—	—	1.70
A <sub>1</sub>	0.35	0.40	0.45
e	—	0.80	—
b	0.45	0.50	0.55
x <sub>1</sub>	—	—	0.15
x <sub>2</sub>	—	—	0.08
y	—	—	0.10
y <sub>1</sub>	—	—	0.20
n	—	196	—
Z <sub>D</sub>	—	0.80	—
Z <sub>E</sub>	—	0.80	—

REVISION HISTORY	RZ/N1D Group, RZ/N1S Group, RZ/N1L Group Datasheet
------------------	--

Rev.	Date	Description	
		Page	Summary
0.50	Mar 13, 2017	—	First Edition issued
0.80	Oct 31, 2017	1	Features, revised
		2	1.1, Table 1.1 (1/9), modified
		3	1.1, Table 1.1 (2/9): General Purpose I/O Ports → IO Multiplexing, modified. IO Multiplexing: Locations of IOs for Peripherals are selectable, added. DDR2/3 Controller: Description, modified.
		4	1,1, Table 1.1 (3/9): SD/SDIO/eMMC: Normal mode → Default mode, revised
		8	1.1, Table 1.1 (7/9): SPI Master: ssi_clk → SPI_SCLK, corrected. SPI Slave: DMA Transmit and Receive transfer enabling by external event (rising or falling edge), deleted. CAN: 2× triggers, deleted.
		9	1.1, Table 1.1 (8/9), modified
		11 to 13	1.2, Figure 1.1, 1.2, and 1.3, corrected
		14	1.3, corrected and modified
		15	1.4, modified
		16	1.5.1, VDD11 (R15 and R16) → VDD11_CA7
		17	1.5.2, VDD11 (P14 and P15) → VDD11_CA7
		16 and 17	1.5.1 and 1.5.2, TDO → JTAG_TDO, TCK → JTAG_TCK, TRST_N → JTAG_TRST_N, TDI → JTAG_TDI, TMS → JTAG_TMS, USB_AGND → USB_AVSS, USB_VDD33 → USB_VD33, DGND → DVSS, XTAL → MCLK_XO, EXTAL → MCLK_XI
		20	1.5.5, RTC_VDD33 → VDD33, RTC_PWRGOOD → VDD33, RTC_XO → N.C., RTC_XI → GND, ANF_VDD_33V → VDD33, ANF_VDD_PRG → GND
		0.90	Dec 28, 2017
1, 2, 9, 11 to 14	Features, 1.1, 1.2, and 1.3, ARM → Arm, changed		
1	Features, Low Power Features: revised. Advanced real-time Ethernet features: Advanced 5 (4 + 1) Port Switch (A5PSW): Optional bypass switch, deleted		
2	1.1, Table 1.1 (1/9): Cortex-A7: Dynamic frequency → Clock frequency scaling, changed. Cortex-A7 and Cortex-M3: Unaligned memory access supported, deleted		
3	1.1, Table 1.1 (2/9): DMAC: Unidirectional transfer supported, deleted		
3	1.1, Table 1.1 (2/9): MSEBI: Address/data/control-data are multiplexed on data bus, added		
3	1.1, Table 1.1 (2/9): DDR2/3 Controller: Programmable output slope in DDR2/3 and configurable on die termination → Programmable on die termination, modified.		
4	1.1, Table 1.1 (3/9): QSPI: revised		
4	1.1, Table 1.1 (3/9): SD/SDIO/eMMC: Designed to work with I/O cards, read-only cards, and read/write cards, Variable-length data transfers, Password protection of cards, deleted		
7	1.1, Table 1.1 (6/9): USB2.0 HOST: 1 dedicated port → 1 dedicated port + 1 configurable port (Host or Function), revised		
7	1.1, Table 1.1 (6/9): UART 4, 5, 6, 7, 8: Same as UART 1, 2, 3 with following features → In addition to UART 1, 2, 3, the following function is available, modified		
8	1.1, Table 1.1 (7/9): SPI 1, 2, 3, 4: Programmable RXD sampling logic with RXD sampling delays of up to 64 SPI_SCLK cycles → Programmable RXD sampling logic, modified		
8	1.1, Table 1.1 (7/9): I <sup>2</sup> C 1, 2: Handles bit and byte waiting at all bus speeds, deleted		
9	1.1, Table 1.1 (8/9): LCD Controller: description about resolutions, revised		
9	1.1, Table 1.1 (8/9): Clock Monitoring: from the PLL circuit or low speed on-chip oscillator → from the PLL circuit or on-chip oscillator, modified		
11	1.2, description, added		
11 to 13	1.2, Figure 1.1 to 1.3, modified		
16 to 19	1.5.1 to 1.5.4, ANF_VDD_33V → VDD33, modified		

Rev.	Date	Description	
		Page	Summary
0.95	Oct 19, 2018	All	All sections, spelling, syntax errors and appearances are corrected, and expressions are modified properly
		1	Beginning of product overview, description modified
		1	Features, DMA (2 × DMA with 16 channels → 2 × DMA with 8 channels each), description modified
		1	Features, Timer (6 × 16 bits + 2 × 32 bits → 16bit × 6ch, 32bit × 2ch), expression modified
		1	Features, ADC (ADC @ 1 MHz → ADC (up to 1 MSPS)), description modified
		1	Features, MSEBI (Parallel Bus Interface), description added
		1	Features, Complement part (EtherCAT trademark), description modified
		2	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (1/8), CPU (16 KB/16 KB → 16 KB (instruction)/16 KB (data)), expression modified
		2	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (1/8), Watchdog, description modified
		3	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (2/8), Semaphore, description added
		3	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (2/8), DDR2/3 Controller, description added
		4	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (3/8), Quad SPI (QSPI), description added
		4	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (3/8), SD/SDIO/eMMC (eMMC card interface → eMMC interface, ADMA → ADMA2), description modified
		4	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (3/8), R-IN Engine, description modified
		5	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (4/8), Advanced 5 Port Switch, description modified
		6	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (5/8), SercosIII Slave Controller, description modified
		7	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (6/8), Independent GMAC, description modified
		8	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (7/8), CAN 1, 2 (with record of bit → with data of bit), description modified
		8	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (7/8), General Purpose Timers, expression modified
		9	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (8/8), Power Supply Voltage (3.3V → 3.3 V ± 0.3 V, 1.8 V; 1.5 V → 1.8 V ± 0.1 V; 1.5 V ± 0.075 V), others, description modified
13	1.3 Function Comparison per Device Family and Package, Table 1.2 Renesas CPU Subsystem Part Description (Peripherals SoC → Peripheral Group), others, description modified		
20	1.6 Package Dimensions, 1.6.1 BGA-400 Package, figure modified		
21	1.6 Package Dimensions, 1.6.2 BGA-324 Package, figure modified		
22	1.6 Package Dimensions, 1.6.3 BGA-196 Package, figure modified		
1.00	Mar 29, 2019	All	All sections, spelling, syntax errors and appearances are corrected, and expressions are modified properly
		14	1.4 List of Products, Table 1.3 List of Products, RZ/N1D, description modified
1.10	May 29, 2020	1	Features, Security functions, description added
		3	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (2/8), Direct Memory Access Controller (DMAC), description modified
		4	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (3/8), Quad SPI (QSPI), description modified
		9	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (8/8), Security, description added



Rev.	Date	Description	
		Page	Summary
1.10	May 29, 2020	13	1.3 Function Comparison per Device Family and Package, Table 1.2 Renesas CPU Subsystem Part Description, Security functions, description added
		14	1.4 List of Products, Table 1.3 List of Products, Security, description added
1.20	Sep 30, 2020	1	Features, Peripherals, PMWTimer, description added
		8	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (7/8), PMWTimer, description added
		10	1.2.1 RZ/N1D, Figure 1.1 Block Diagram of RZ/N1D, PMWTimer, figure modified
		11	1.2.2 RZ/N1S, Figure 1.2 Block Diagram of RZ/N1S, PMWTimer, figure modified
		12	1.2.3 RZ/N1L, Figure 1.3 Block Diagram of RZ/N1L, PMWTimer, figure modified
		13	1.3 Function Comparison per Device Family and Package, Table 1.2 Renesas CPU Subsystem Part Description, PMWTimer, description added
1.30	Feb 28, 2021	5	1.1 Outline of Specifications, Table 1.1 Outline of Specifications (4/8), Advanced 5 Port Switch, description modified

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: [www.renesas.com/contact/](http://www.renesas.com/contact/)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.