# RENESAS

### **IPS2200**

### **Contents**





### **Figures**



Figure 30. [I2C Interface Configuration with Multi-slave Interrupt](#page-46-0) ..47

### **Tables**







### <span id="page-4-0"></span>**1. Introduction**

The IPS2200 inductive position sensor ICs is used for high-speed absolute position sensing in automotive, industrial, medical, and consumer applications. The default configuration can be adapted for specific applications via programming.

The Non-Volatile Memory (NVM) of IPS2200 can be accessed through two independent interfaces: I2C or SPI. These two interfaces can be used only to program the IPS2200 settings or read the diagnostic flags.

The target position can be read through the sine and cosine output interface, which can be single ended or differential.

With a specific IC setting, it is possible to turn the sine and cosine signals into a quadrature signals providing 4 positions per electrical rotation (for more details, see the IPS2200 Datasheet).

This document provides instructions for programming the IPS2200 via the I2C and SPI interfaces and utilizing the diagnostic features.

The programming of the IPS2200 is needed for the Transmitter settings, the complete signal path, the output configuration, the diagnostics and the communication protocol to ensure excellent sensing performance.

**Recommendation**: Before using this document, read the *IPS2200 Datasheet* for product details, such as features, pin descriptions, functionality, and circuit descriptions and the IPS2200 Eval Kit User Manual before reading this Manual.

#### Default configuration:

- The default interface is I2C with pin 1 (CSn\_IRQN) configured as address input.
- The default I2C slave address is 24dec (18hex) if address in is 'high', and 16dec (10 hex) if the address pin is 'low'.

Note that for the I2C interface, the most significant two bits of the memory address are always '1' (D7,D6) and register address bits are D5…D0. For details see section [4.4.2.2.](#page-40-2)



### <span id="page-5-0"></span>**2. IPS2200 Block Diagram**

The block diagram below shows the main blocks associated with the registers described in this document.



<span id="page-5-1"></span>

**Figure 1. Block Diagram**

### <span id="page-6-0"></span>**3. Memory Architecture**

The memory architecture of the IPS2200 consists of three different storage blocks with a total address range of 6 bits as describe below:

- Nonvolatile Memory (NVM)  $00_{\text{HEX}}$  through 1 F<sub>HEX</sub>
- Shadow Register Bank (SRB)  $20$ HEX through  $33$ HEX
- Special Function Register (SFR)  $34$ HEX through 3FHEX

All storage blocks are accessible by read/write access via the I2C and SPI interface.

Note that some registers can be modified by internal processes.

After power-on-reset (POR); the NVM contents of the address range 00<sub>HEX</sub> to 12HEX are copied to the SRB address range  $20$ <sub>HEX</sub> to  $32$ <sub>HEX</sub> within the startup time window of 3ms.

Note: after writing to an FTP register, a programming time of minimum 3ms is required before a new command can be sent.



**Figure 2. Memory Architecture** 

#### <span id="page-6-2"></span><span id="page-6-1"></span>**3.1 Nonvolatile Memory (NVM)**

The nonvolatile memory has a size of 32 words x 16-bits. For enhanced reliability, the stored information can be checked for bit-errors. This has been implemented by adding a redundant 5-bit parity word concatenated with the stored information. The parity word can be considered as an error-correction code (ECC, even-parity Hamming code).

If a bit error in the NVM occurs in the addressed word, an automatic single-error correction is performed providing correct data to the outputs and flagged as a diagnostics SED (single-error detection) warning. If two bits in the addressed word have errors, a warning flag DED (double-error detection) is asserted.

The NVM memory organization is as follows:

 $N = n + p$ 

Where:

N= code-word length (16 bit)

 $n =$  information length (11 bit)

```
p = parity length (5 bit)
```
The maximum parameter length that can be stored in one NVM word is 11 bits. The parity bit extension, single-bit error correction, and double-bit error check are done automatically with each write/read access to the corresponding address range.

Only the 11-bit word (Data 10 to Data 0; see [Table 1\)](#page-7-2) can be read/written by the I2C/SPI interface with the exception of register addresses OFHEX to 1FHEX, which are read only.

### <span id="page-7-0"></span>**3.2 Shadow Register Bank**

Some parameters of the NVM (see [Table 3\)](#page-8-2) are copied into the corresponding Shadow Register Bank (SRB) address range after a POR within the startup time window of 3ms. All these parameters are protected by error correction and detection mechanisms, which calculate a 5-bit error code (see section [3.1\)](#page-6-1). If these parameters are modified by the external communication interface (I2C, SPI), the error-code is evaluated automatically and concatenated. Single-bit errors are corrected and flagged, double-bit errors are flagged.

Only the 11-bit word (Data 10 to Data 0) can be read/written by the I2C/SPI interface with the exception of read-only register addresses 20HEX, 21HEX, 2FHEX, 30HEX, and 31HEX.



#### <span id="page-7-2"></span>**Table 1. NVM to SRB Address Mapping**

#### <span id="page-7-1"></span>**3.3 Special Function Register**

Special Function Register (SFR) has all the diagnostic registers. It can be used in real-time and has two main functions:

- If there is an interrupt state, a diagnostic flag (dependent on the failure event) is asserted.
- If the failure event disappears, SFR updates the register and clears the flag only when the NMV is set to: Addr: 0x03 bit [10] - intr\_volatile\_mode

Depending on this bit setting the flags in the interrupt registers either clear automatically after some debounce timeout or have to be cleared externally by writing 1 to irclr (interrupt clear) register.

The NVM is not copied to the SFR during the power up of IC. The flags, write and read can be effected dynamically without interruption of the sensor functionality. Volatile parameters (for example, transmitter counter state) are not protected by an error-code and are stored in the SFR. The contents of these registers can be modified during operation by internal processes and by the digital interface (I2C, SPI) read/write access.

The product identifier version code (address 3EHEX) is hardcoded and does not change.

#### <span id="page-8-1"></span>**Table 2. SFR Address Mapping**



#### <span id="page-8-0"></span>**3.4 Main Registers Overview**

#### <span id="page-8-2"></span>**Table 3. Register Overview**





### <span id="page-9-0"></span>**3.5 Register Descriptions**

#### <span id="page-9-1"></span>**3.5.1. System Configuration 1**

This register configures the interface protocol, the SPI or I2C selection, and the output mode (Analog or Digital Quadrature mode, see *IPS2200 Datasheet* for detailed explanation on output modes).

#### <span id="page-9-2"></span>**Table 4. System Configuration 1 Register Details**



.

<span id="page-9-3"></span>







<span id="page-10-4"></span>[a] If modifying the I2C MSN address field, there are two restricted address groups: 0000<sub>BIN</sub> and 1111<sub>BIN</sub> (refer to sectio[n 3.5.1\)](#page-9-1).

#### <span id="page-10-1"></span>**Table 6. I2C Slave Address Configuration**



<span id="page-10-5"></span>[a] Protocol mode = sys\_conf1.1 and sys\_conf1.0, se[e Table 5.](#page-9-3)

<span id="page-10-6"></span>[b] Pin 1 state = logical state of Pin 1 input pin (CSN\_IRQN).

#### <span id="page-10-0"></span>**3.5.2. System Configuration 2**

The main functions of this register is to define the following settings:

- Output interrupt enable interrupt by using the output SIN/COSINE
- Quadrature mode selection
- Security of reading/writing via I2C or SPI
- Transmitter settings
- SPI/I2C Protocol integrity check
- Supply voltage range selection

#### <span id="page-10-2"></span>**Table 7. System Configuration 2 Register Details**



#### <span id="page-10-7"></span><span id="page-10-3"></span>**Table 8. System Configuration 2 Register Bit Descriptions**







#### <span id="page-11-0"></span>**3.5.3. Receiver 1/2 Gain**

This register is used for setting the gain stage and the number of integration cycles of the integrator.

The gain stage and the integration cycles are used for increasing or decreasing the amplitude of the input signal.

#### <span id="page-11-1"></span>**Table 9. Receiver 1/2 Gain Register Details**



#### <span id="page-11-2"></span>**Table 10. Receiver 1/2 Gain**







#### <span id="page-12-0"></span>**3.5.4. System Configuration 3**

Only used for dynamic interrupt signaling by the sys\_conf3.10 bit. All other bits are for Renesas internal usage.

#### <span id="page-12-1"></span>**Table 11. System Configuration 3 Register Details**



#### <span id="page-12-2"></span>**Table 12. System Configuration 3 Register Bit Definitions**





#### <span id="page-13-0"></span>**3.5.5. R2 Coil Offset**

The coil offset is defined as the constant volt value added or subtracted to the input signal. This offset is generated from the non-ideality of the coil design and non-uniformity of the electromagnetic field. This register enables to set the offset value and its sign (positive or negative).

The offset can be cancelled by adding or subtracting a constant value on the input signal.

For example:

During a complete sweep of the target, the offset on the receiver is seen as a shift of the signal with respect to the xaxis, see [Figure 3](#page-13-1) where the sine with peak amplitude 1 is shifted by +0.5.

The compensation in this example should be

Offset compensation = - 0.5



**Figure 3. Receiver Input Signal with 0.5 Offset** 

<span id="page-13-2"></span><span id="page-13-1"></span>



#### <span id="page-13-3"></span>**Table 14. R2 Coil Offset Register Bit Definitions**





#### <span id="page-14-0"></span>**3.5.6. R1 Coil Offset**

The Coil offset is defined as the constant volt value added or subtracted to the input signal. This offset is generated from the non-ideality of the coil design and non-uniformity of the electromagnetic field. This register enables to set the offset value and its sign (positive or negative).

The offset can be cancelled by adding or subtracting a constant value on the input signal.

#### <span id="page-14-1"></span>**Table 15. R1 Coil Offset Register Details**



<span id="page-14-2"></span>



#### <span id="page-15-0"></span>**3.5.7. Transmitter Current Calibration**

The Transmitter current bias (I<sub>BIAS</sub>) influences the AC current of the LC oscillator. Increasing the AC current, increases proportionally the magnitude of the transmitter signal. The IBIAS optimum setting can be calculated according to the following formula:

$$
I_{BIAS} = VDD / (35 \times L \times Q \times F)
$$

Where:

VDD = Supply voltage in Volt

 $L =$  Inductance of transmit coil in Henry

F = Transmit oscillator frequency in Hz

Q = Quality factor of the Transmitter coil, it is calculated according to the following formula:

$$
Q = \frac{1}{R} \sqrt{\frac{L}{C}}
$$

Where:

R = Resistance of the Transmitter Coil

C = Capacitance of the transmitter resonator

For Example:

If  $L = 6\mu$ H, R = 10hm, C = 345pF (such that the transmitter oscillates at F = 3.5MHz) and VDD = 5V

According to the formula above:

 $Q = 132$ 

 $I<sub>BIAS</sub> = 51.5<sub>µ</sub>A$ 

As shown in [Table 19,](#page-16-0) the closest IBIAS setting to 51.5µA is 52µA corresponding to the following setting:

LC Current Multiplication = 01BIN

LC Current Base = 001101BIN

#### <span id="page-15-1"></span>**Table 17. Transmitter Current Calibration Register Details**



#### <span id="page-15-2"></span>**Table 18. Transmitter Current Calibration Register Bit Definitions**





#### <span id="page-16-0"></span>**Table 19. Transmitter Bias Current Settings**







#### <span id="page-17-0"></span>**3.5.8. Transmitter Frequency Time Base**

This register contains a number for the LC oscillator frequency. The measurement time for checking the transmitter frequency is as follows:

 $t_M =$  TimeBaseCntr  $\times t_{\text{osc\_dig}}$ 

**Where** 

 $t_{\rm osc\_dig}$  = Digital clock period

The internal oscillator is trimmed to 7MHz (142.86ns) and divided by 2, therefore  $t_{osc\_dig} = 285.72$ ns.

<span id="page-17-1"></span>**Table 20. Transmitter Frequency Time Base Register Details**

<b>Block</b>	NVM	<b>SRB</b>	<b>SFR</b>
<b>Address</b>	$08$ нех	$28$ HEX	
Default value	0000 <sub>HEX</sub>	$0000$ HEX	
<b>Access</b>	READ/WRITE	READ/WRITE	



#### <span id="page-18-2"></span>**Table 21. Transmitter Frequency Time Base Register Bit Descriptions**

#### <span id="page-18-0"></span>**3.5.9. Transmitter Lower Limit**

A digital comparator checks the LC oscillator counter state for minimum value (see section [3.5.22\)](#page-29-0). If the check fails, the diagnostic flag irstate1.1 (lc\_osc\_freq\_fail) is asserted.

<span id="page-18-3"></span>**Table 22. Transmitter Lower Limit Register Details** 

<b>Block</b>	<b>NVM</b>	<b>SRB</b>	<b>SFR</b>
<b>Address</b>	$09$ <sub>HEX</sub>	$29$ <sub>HEX</sub>	
Default value		$0000$ <sub>HEX</sub>	
<b>Access</b>	READ/WRITE	READ/WRITE	

<span id="page-18-4"></span>



#### <span id="page-18-1"></span>**3.5.10. Transmitter Upper Limit**

A digital comparator checks the LC oscillator counter state for the maximum value (see section [3.5.22\)](#page-29-0). If the check fails, the diagnostic flag irstate1.1 (lc\_osc\_freq\_fail) is asserted.

<span id="page-18-5"></span>**Table 24. Transmitter Upper Limit Register Details** 

<b>Block</b>	NVM	<b>SRB</b>	<b>SFR</b>
<b>Address</b>	$0A_{\text{HEX}}$	2A <sub>HEX</sub>	-
Default value	$0000$ HEX	$0000$ HEX	
<b>Access</b>	READ/WRITE	READ/WRITE	-



#### <span id="page-19-1"></span>**Table 25. Transmitter Upper Limit Register Bit Descriptions**

#### <span id="page-19-0"></span>**3.5.11. Interrupt Enable 1**

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections [3.5.11](#page-19-0) and [3.5.12.](#page-20-0)
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections [3.5.18](#page-24-1) and [3.5.19.](#page-25-0)
- Interrupt State 1/2: they show whether there is a diagnostic event, see sections [3.5.20](#page-27-0) and [3.5.21.](#page-28-0)

For the interrupt handling of the IPS2200, interrupt request sources can be individually enabled or disabled by the corresponding iren1.x flag.

Iren1 is used for VDD upper and lower value diagnostics, SPI and I2C fails, SRB error detection, NVN error detectionsm LC oscillator detection range check and oscillator stuck check.

<span id="page-19-2"></span>**Table 26. Interrupt Enable 1 Register Details**

<b>Block</b>	NVM	<b>SRB</b>	<b>SFR</b>
<b>Address</b>	$0B_{\rm HEX}$	$2B_{HEX}$	-
Default value	$0000$ HEX	0000 <sub>HEX</sub>	–
Access	READ/WRITE	READ/WRITE	-

<span id="page-19-3"></span>







#### <span id="page-20-0"></span>**3.5.12. Interrupt Enable 2**

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections [3.5.11](#page-19-0) and [3.5.12.](#page-20-0)
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections [3.5.18](#page-24-1) and [3.5.19.](#page-25-0)
- Interrupt State 1/2: they show whether there is a diagnostic event, see sections [3.5.20](#page-27-0) and [3.5.21.](#page-28-0)

For the interrupt handling of the IPS2200, interrupt request sources can be individually enabled or disabled by the corresponding iren2.x flag.

#### <span id="page-20-1"></span>**Table 28. Interrupt Enable 2 Register Details**



<span id="page-21-1"></span>



#### <span id="page-21-0"></span>**3.5.13. IRQN Watchdog 1**

The watchdog is sending an interrupt signal periodically for checking whether the overall interrupt system is working correctly.

The interrupt request signaling can be asserted by a 22-bit watchdog timer. The clock driving the watchdog, is the calibrated internal 7MHz clock divided by two (digital clock). The timer pDefault value is defined by the IRQN watchdog LSB and MSB parameters (see register address 0E<sub>HEX</sub> in [Table 33\)](#page-22-3). If the IRQN watchdog LSB parameter is not equal to zero, the timer is set to pDefault and decrement. Once the timer expires (counter state = zero), the interrupt is sent. The watchdog counter automatically pDefault again and decrement independently of the interrupt state. If the default of the IRQN watchdog parameter is set to zero, the restart of the watchdog is disabled.

<span id="page-21-2"></span>





#### <span id="page-22-1"></span>**Table 31. IRQN Watchdog 1 Register Bit Descriptions**

#### <span id="page-22-0"></span>**3.5.14. IRQN Watchdog 2**

The watchdog is sending an interrupt signal periodically for checking whether the overall interrupt system is working correctly.

The interrupt request signaling can be asserted by a 22-bit watchdog timer. The clock driving the watchdog, is the calibrated internal 7MHz clock divided by two (digital clock). The timer pDefault value is defined by the IRQN watchdog LSB and MSB parameters (see register address 0D<sub>HEX</sub> in [Table 31\)](#page-22-1). Once the timer expires (counter state = zero), the interrupt is sent. The watchdog counter automatically pDefault again and decrement independently of the interrupt state. If the default of the IRQN watchdog parameter is set to zero, the restart of the watchdog is disabled.

#### <span id="page-22-2"></span>**Table 32. IRQN Watchdog 2 Register Details**



#### <span id="page-22-3"></span>**Table 33. IRQN Watchdog 2 Register Bit Descriptions**



#### <span id="page-23-6"></span><span id="page-23-0"></span>**3.5.15. R1 Fine Gain**

Production tolerances, non-idealities in the coil design and mechanical setup could generate a mismatch between the two output signal amplitudes.

To minimize this difference between the R1 and R2 signal amplitudes, the integrator gain can be modified by bit configuration. The bit configuration is linked with the tuning of the capacitive component of the integrator.

<span id="page-23-2"></span>

<b>Block</b>	NVM	<b>SRB</b>	<b>SFR</b>
<b>Address</b>	$12_{\rm HEX}$	32 <sub>HEX</sub>	
Default value	$0000$ HEX	$0000$ HEX	
<b>Access</b>	READ/WRITE	READ/WRITE	-

<span id="page-23-3"></span>**Table 35. R1 Fine Gain Register Bit Definitions**



#### <span id="page-23-1"></span>**3.5.16. R2 Fine Gain**

The difference between the amplitudes of the two input signals (R1 and R2) are generated from:

• the amplifiers have different characteristics due to production tolerance

• coils design and the non–uniformity of the EMF

To minimize this difference between the R1 and R2, the integrator gain is modified by bit configuration. The bit configuration is linked with the tuning of the capacitive component of the integrator.

#### <span id="page-23-4"></span>**Table 36. R2 Fine Gain Register Details**



#### <span id="page-23-5"></span>**Table 37. R2 Fine Gain Register Bit Definitions**





#### <span id="page-24-0"></span>**3.5.17. Product Identification**

**Important:** Registers at NVM address 19<sub>HEX</sub> to 1F<sub>HEX</sub> are for Renesas internal product identification, and have readonly access.

#### <span id="page-24-1"></span>**3.5.18. Interrupt Clear 1**

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections [3.5.11](#page-19-0) and [3.5.12.](#page-20-0)
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections [3.5.18](#page-24-1) and [3.5.19.](#page-25-0)
- Interrupt State 1/2: they show whether there is a diagnostic event, see sections [3.5.20](#page-27-0) and [3.5.21.](#page-28-0)

For the interrupt handling of the module, all interrupt status bits can be individually cleared by the corresponding ircl1.x bits.

#### <span id="page-24-2"></span>**Table 38. Interrupt Clear 1 Register Details**



<span id="page-24-3"></span>**Table 39. Interrupt Clear 1 Register Bit Definitions**







#### <span id="page-25-0"></span>**3.5.19. Interrupt Clear 2**

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections [3.5.11](#page-19-0) and [3.5.12.](#page-20-0)
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections [3.5.18](#page-24-1) and [3.5.19.](#page-25-0)
- Interrupt State 1/2: they show whether there is a diagnostic event, see sections [3.5.20](#page-27-0) and [3.5.21.](#page-28-0)

For the interrupt handling of the module, all interrupt status bits can be individually cleared by the corresponding ircl2.x bits.

#### <span id="page-25-1"></span>**Table 40. Interrupt Clear 2 Register Details**



<span id="page-25-2"></span>**Table 41. Interrupt Clear 2 Register Bit Definitions** 



### **IPS2200 Programming Guide**



#### <span id="page-27-0"></span>**3.5.20. Interrupt State 1**

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections [3.5.11](#page-19-0) and [3.5.12.](#page-20-0)
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections [3.5.18](#page-24-1) and [3.5.19.](#page-25-0)
- Interrupt State 1/2: they show whether there is a diagnostic event, see sections [3.5.20](#page-27-0) and [3.5.21.](#page-28-0)

#### <span id="page-27-1"></span>**Table 42. Interrupt State 1 Register Details**



<span id="page-27-2"></span>





#### <span id="page-28-0"></span>**3.5.21. Interrupt State 2**

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections [3.5.11](#page-19-0) and [3.5.12.](#page-20-0)
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections [3.5.18](#page-24-1) and [3.5.19.](#page-25-0)

• Interrupt State 1/2: they show whether there is a diagnostic event, see sections [3.5.20](#page-27-0) and [3.5.21.](#page-28-0)

#### <span id="page-28-1"></span>**Table 44. Interrupt State 2 Register Details**



#### <span id="page-28-2"></span>**Table 45. Interrupt State 2 Register Bit Definitions**







#### <span id="page-29-0"></span>**3.5.22. Transmitter Counter State**

The transmitter counter is driven by the transmitter clock and gated/enabled by the transmitter time base counter state, see section [3.5.8.](#page-17-0) The relation between these two counters allows calculating the excitation time period/frequency:

 $t_{exc}$  = (TimeBaseCntr / TransmitterCntr)  $\times t_{osc\_dig}$ 

Where:

 $TimeBaseCntr = Transmitter frequency time base, address 08<sub>HEX</sub>, SRB 28<sub>HEX</sub>$ 

TransmitterCntr =  $SFR 38$ HEX (this register)

 $t_{\text{osc\_dig}}$  = Digital clock period

The internal oscillator is trimmed to 7MHz (142.86ns) and divided by 2:  $t_{osc\_dig} = 285.72$ ns.

To read the  $T<sub>X</sub>$  frequency, do set the following:

• Write timebase 350DEC into 0x0028.

• Read 0x0038 Transmitter Counter state, for example 416DEC means 4.16Mhz.

<span id="page-29-1"></span>

#### **Table 46. Transmitter Counter State Register Details**

<b>Block</b>	NVM	<b>SRB</b>	<b>SFR</b>
<b>Address</b>		-	$38$ <sub>HEX</sub>
Default value		-	$0000$ <sub>HEX</sub>
<b>Access</b>		-	Read-only

<span id="page-29-2"></span>**Table 47. Transmitter Counter State Register Bit Definitions**





#### <span id="page-30-0"></span>**3.5.23. NVM ECC Fail State**

The NVM 11-bit data word is protected by a 5-bit Hamming code. If a single-bit error occurs by reading the NVM addressed word, a single-bit error correction is done and flagged by the SEC diagnostic. If a double-bit error occurs, a DED diagnostic flag is asserted. If an SEC or DED assertion occurs, the parity protection bits and the corresponding word address of the last failed read is stored in the status register and can be monitored for NVM failure analysis.

#### <span id="page-30-2"></span>**Table 48. NVM ECC Status Register Details**



<span id="page-30-3"></span>



#### <span id="page-30-1"></span>**3.5.24. SFR Internal Registers**

SFR registers 3B<sub>HEX</sub> to 3F<sub>HEX</sub> are for Renesas internal use only and they are read by SPI/I2C as 0.

### <span id="page-31-0"></span>**4. Programming Interfaces**

In order to program the device and to enable fast diagnostics without interrupting the analog high speed signal path, an additional digital serial interface is available.

The IPS2200 offers four modes of digital communication for the diagnostics and programming interface:

- I2C interface with address select (default setting)
- I2C interface with interrupt (programming option)
- Half duplex SPI interface with interrupt (programming option)
- Half duplex SPI interface (programming option)

#### <span id="page-31-1"></span>**4.1 Half-Duplex SPI Interface**

This is a standard bi-directional, half-duplex SPI interface. The SPI slave module is activated by the SPI 3-wire master, which initiates the transaction by pulling the chip-select pin low (CSN\_IRQN, pin 1). A serial clock (SCK\_SCL, pin 15), is driven by the master. The Serial Data In/Out line (SIO\_SDA, pin 16) is a bidirectional data line between master and slave. In a typical scenario, the master transmits a command with a specified length of 8-bit over the SIO line. If it is a write command, the master keeps transmitting data over the same line. If the first bits were a READ command, the slave transmits a fixed length of data over the SIO line to the master.

Note: In the following figures, for IPS2200 pins that have dual functions, the function that is active is shown in **bold** font**.**



**Figure 4. Half Duplex 3-3 Wire SPI Interface**

<span id="page-31-2"></span>A master can communicate with multiple slaves. Each slave device has an independent CSN line but shares the SCL and SIO lines with all slaves. A slave is only addressed when the corresponding CSN pin is pulled low.



<span id="page-31-3"></span>**Figure 5. Half Duplex 3-3 Wire SPI Multi-slave Interface** 

The SPI interface has four modes of operation, based on two parameters:

- Clock polarity (CPOL)
- Clock phase (CPHA)

Master and slave must use the same mode to communicate articulately. If CPOL is zero, then SCK is normally low, and the first clock edge is a rising edge. If CPOL is one, SCL is normally high, and the first clock edge is a falling edge. CPHA defines the data alignment. If CPHA is zero then the first data bit is written on the CSN falling edge and read on the first SCK edge. If CPHA is one, data is written on the first edge and read on the second SCK edge.

Another programming option for SPI mode is the order at which the data is received:

- MSB first, LSB last
- LSB first, MSB last





#### <span id="page-32-1"></span><span id="page-32-0"></span>**4.1.1. Interfacing the IPS2200 with a 4-Wire SPI Master**

The IPS2200, using a 3-wire bi-directional half-duplex SPI interface, can be connected to a 4-wire SPI master by connecting the MOSI (master out, slave in) output to the MISO (master in, slave out) with a series resistor as shown in [Figure 7.](#page-32-2) In this mode, the master must ensure that the MOSI output stays high while the MISO input is receiving data from the IPS2200 slave.



**Figure 7. Half Duplex 3-4 Wire SPI Interface**

<span id="page-32-2"></span>All data transfers are framed by the CSN signal, which must be active low for any data transfer to occur. The beginning of each data transfer is defined by a high to low transition on the CSN signal. The first 8-bits sent after CSN is pulled low by the master comprise the Address/Command byte, which tells the slave device if the data transfer is a READ or a WRITE cycle and which register will be read from or written to; see [Figure 8.](#page-33-1)

#### <span id="page-33-0"></span>**4.1.2. Bit Error Checks**

Bit 7 of the first byte in the data frame defines the data integrity check.

If the SPI data integrity check is activated, the MSB (A7) is the even parity bit (P) of the Address/Command byte. If the parity check fails, the data bits of the write access is disabled and the diagnostic flag "protocol integrity fail" is asserted.

For data transfers without the bit error check, the MSB (A7) must be set to A7= logic '1'. If it is zero, WRITE access to the memory is disabled and the diagnostic flag "protocol integrity fail" is asserted.

If a READ access fails, the SIO line is pulled low for the complete access frame and the diagnostic flag "protocol integrity fail" is asserted.

A6 defines the memory area (NVM or register). A5 to A1 specify the designated address space, and the LSB (A0) specifies the direction of the subsequent 2 bytes:

- $\cdot$  A0 = logic '0' = WRITE operation = data input
- $\cdot$  A0 = logic '1' = READ operation = data output



**Figure 8. SPI 3-Wire Address/Command Byte**

<span id="page-33-1"></span>[Figure 8,](#page-33-1) [Figure 9,](#page-33-2) and [Figure 10](#page-34-2) show the SPI operation mode CPOL= '0', CPHA= '0' and DODR= '0' (MSB first).

<span id="page-33-2"></span>







**Figure 10. SPI Single Word Write** 

#### <span id="page-34-2"></span><span id="page-34-0"></span>**4.1.3. Burst READ Operation**

In a burst READ operation, multiple consecutive registers or memory cells can be read in a single READ operation. The Address/Command byte is considered as the start-address, and by keeping CSN low, several successive 16-bit words of data are read. Data in consecutive addresses beginning with the starting address are read as long as CSN is low and SCK continues clocking. If the master sends more clocks than the number required for a specific burst location, the address burst counter rolls over and data from the original starting burst address is repeated

Note: A READ operation from a write-only register results in reading logic 0's.

<span id="page-34-3"></span>

#### <span id="page-34-1"></span>**4.1.4. Burst WRITE Operation**

Similar to a burst READ operation, it is also possible to write data to consecutive addresses of registers. For a burst WRITE operation, a distinctive Address/Command byte is written by the master (A6 = '1') indicating a WRITE operation to a shadow register or a special function register. The register address range is written to consecutive addresses beginning at the starting address, as long as CSN is low and SCK continues clocking. If the master sends more clocks than the number required for a specific burst location, the address burst counter wraps around, and writing data to the original starting burst address is repeated.

Note that due to the requirements for a minimum programming time, burst WRITE operations to NVM memory are not possible. If the master attempts a burst WRITE to a NVM memory location, only the first memory address will be programmed, and the consecutive WRITE addresses is not programmed.

Each data word has a length of 16-bit. If fewer than 16 bits of the last data word are written before CSN goes inactive (high), the data is ignored (no WRITE action).

Note: Data written into read-only registers is ignored.



**Figure 12. SPI Burst WRITE**

### <span id="page-35-2"></span><span id="page-35-0"></span>**4.2 SPI Data Word Definition**

Each SPI data word has 16 bits. The first 5 bits are used for error code correction, and the remaining 11 bits are used for data.

The SPI data transfer is byte-oriented with an Address/Command byte, and each word with a size of two bytes.

The 16-bit data word has the following field structure:

- D15 to D5 <CmdData> Memory Information
- D4 to D0 <Reserved> (Always all 1's)

The <Reserved> field is checked for all 1's, and if the check fails, the <CmdData> field is not written to the addressed memory space (no WRITE action) and the diagnostic flag "protocol integrity fail" is asserted.

#### <span id="page-35-1"></span>**4.2.1. SPI Data Integrity Check**

The Data Integrity Check is an extension of the SPI protocol for fail-safe communication between SPI master and slave device.

This check is activated by setting the NVM parameter "Protocol Integrity Check" = 1.

The SPI slave supports an even-parity check of the Address/Command byte and a 3-bit CRC validation of the 16-bit data word. If these checks fail, the diagnostic status "protocol\_integrity\_fail" is asserted.

The 3-bit CRC field is used to detect the presence of errors in the transmission of each 16-bit data word. If the transferred data does not pass CRC verification, no write action takes place by the slave.

The polynomial used to calculate the 3-bit CRC is:

 $CRC(x) = x3 + x1 + x0$ 

The Slave transmitter uses the CRC-3 polynomial on the first 13 bits (D15 to D3) and makes a 3-bit augmentation of 000BIN to 16-bit.

- D15 to D5 <CmdData> Memory Information
- D4 to D3 <Reserved> (Always all  $1's = 11_{\text{BIN}}$ )
- D2 to D0  $000_{\text{BIN}}$

The CRC is generated from the data structure above and replaces the lower 3 bits (D2 to D0):

The transmitted data structure is

- D15 to D5 <CmdData> Memory Information
- D4 to D3 <Reserved> (Always all 1's =  $11_{\text{BIN}}$ )
- $\cdot$  D2 to D0 <CRC>

The receiver then takes the entire 16-bit data word, including the CRC itself, and uses the same polynomial to confirm integrity of the data by verifying the CRC.

The CRC checksum for SPI belongs to the group of cyclic binary codes. The characteristic of cyclic binary code is that each control bit can be considered as a parity bit of a certain group of message bits, which depends on the generator polynomial.

It follows for the control bit calculation (transmitter):

 $D_2 = XOR (D_{13}, D_{12}, D_{11}, D_9, D_6, D_5, D_4)$ 

 $D_1 = XOR (D_{15}, D_{12}, D_{11}, D_{10}, D_8, D_5, D_4, D_3)$ 

 $D_0 = XOR (D_{14}, D_{13}, D_{12}, D_{10}, D_7, D_6, D_5, D_3)$ 

It follows for the CRC verification (receiver):

 $XOR$  (D<sub>13</sub>, D<sub>12</sub>, D<sub>11</sub>, D<sub>9</sub>, D<sub>6</sub>, D<sub>5</sub>, D<sub>4</sub>, D<sub>2</sub>) = 0

XOR ( $D_{15}$ ,  $D_{12}$ ,  $D_{11}$ ,  $D_{10}$ ,  $D_{8}$ ,  $D_{5}$ ,  $D_{4}$ ,  $D_{3}$ ,  $D_{1}$ ) = 0

 $XOR$  (D<sub>14</sub>, D<sub>13</sub>, D<sub>12</sub>, D<sub>10</sub>, D<sub>7</sub>, D<sub>6</sub>, D<sub>5</sub>, D<sub>3</sub>, D<sub>0</sub>) = 0

#### <span id="page-36-1"></span>**Table 50. SPI Address / Command Byte Integrity Check**



### <span id="page-36-0"></span>**4.3 Half-Duplex SPI Interface with Interrupt (Programming Option)**

This is a standard bi-directional SPI interface with an additional interrupt output function at the CSN input.

In addition to the standard half-duplex data transmission described in section [4.1,](#page-31-1) this mode allows an additional fast diagnostic alarm interrupt signaling from the IPS2200 sensor IC via the chip select line (CSN\_IRQN):

- In normal operation, when no data is being transmitted, the CSN\_IRQN line is high.
- Data transfer is initiated from the SPI master (MCU) by pulling the CSN\_IRQN line low.
	- <sup>o</sup> As soon as the MCU has pulled CSN\_IRQN low, the SPI slave (sensor IC) is selected and ready to transmit and receive data.
	- o During data transmission, the CSN\_IRQN pin of the sensor IC is a logic input.
	- o When data transfer is completed the SPI master returns CSN IRQN to the high level.
	- o In this state, when no data is transmitted, the MCU port (CSN\_IRQN) switches to digital input and enables the pin as an active low interrupt output; see [Figure 15.](#page-37-2)
- The open drain output on the CSN\_IRQN has a built-in current limiter (current source) and an external pull-up resistor to avoid damage to the pin in the event of a data collision of two outputs (if the CSN\_IRQN output is driven by the MCU = high and at the same time IRQN is driven by the SPI slave = low).
- In the alarm state, CSN, IRQN stays low until the first rising edge of the clock signal SCK at the beginning of a data transmission occurs on pin SCK\_SCL. The IPS2200 deactivates the alarm state to allow detection of a CSN low signal from the controller. If CSN\_IRQN goes high, incoming data on pin DIO is ignored, and the alarm on CSN\_IRQN is activated again on the next falling edge of the SCK signal. If CSN\_IRQN stays low when the alarm mode is turned off, the slave is selected and incoming data is acquired.



<span id="page-37-0"></span>**Figure 14. Half Duplex SPI IRQN Diagnostic Detection – End of the Frame** 

<span id="page-37-1"></span>

**Figure 15. Half Duplex 3-3 Wire SPI Interface with Interrupt** 

<span id="page-37-2"></span>On the MCU side, the chip select output and interrupt are usually separate pins. In this case, the two pins can be tied together and connected to the CSN\_IRQN pin of the IPS2200.

The MCU software must ensure that a normal READ/WRITE operation, where CSN\_IRQN is pulled low, does not generate an interrupt (disable IRQN before a normal READ/WRITE operation; enable IRQN after completion of a READ/WRITE operation).



**Figure 16. Half Duplex 3-3 Wire SPI Interface with CSN\_IRQN and IRQN Separated at MCU**

### <span id="page-38-1"></span><span id="page-38-0"></span>**4.4 I2C Interface**

The default interface is standard I2C with pin 1 (CSn\_IRQN) configured as address input. The I2C address is programmable, the default I2C slave address is 24dec (18hex) if address in is 'high' and 16dec (10 hex) if the address pin is 'low'. In addition, a third pin (#1) allows either an I2C address selection (SEL) or is configured as interrupt output (IRQN). The IPS2200 is configured as I2C slave, several slaves may be connected in parallel on the I2C bus.

Two wires, serial data (SIO\_SDA, pin 16) and serial clock (SCK\_SCL, pin 15), carry information between the devices connected to the bus. Both SDA and SCL are bi-directional lines, connected to the positive supply voltage VDD via an external pull-up resistor. When the bus is free, both lines are high. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function.

An external master (host controller) initiates a transfer, generates clock signals, and terminates a transfer. The implementation supports the I2C slave function, which is addressed by the master and supports the I2C bus specification version 2.1.

The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can only change when the clock signal on the SCL line is low.



<span id="page-38-2"></span>In the procedures for the I2C bus, the START condition (S) is defined as a high to low transition on the SDA line while SCL is high and a STOP condition (P) is defined as a low to high transition on the SDA line while SCL is high, see [Figure 18.](#page-39-1)

START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again after the STOP condition.



<span id="page-39-1"></span>If a repeated START (Sr) is generated instead of a STOP condition, the bus stays busy. In this respect, the START and repeated START conditions are functionally identical.

Every transfer block on the SDA line must have a length of 1 byte (8 bits). The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an acknowledge bit by the I2C master (see [Figure 19\)](#page-39-2). Data is transferred with the most significant bit (MSB) first.

**SCL from Master Data Output by Receiver Data Output by Transmitter** START Condition **S 1 2 8 9 Acknowledge** Not Acknowledge **Figure 19. I2C Acknowledge Signal State** 

Data transfer with an acknowledgement is mandatory.

#### <span id="page-39-2"></span><span id="page-39-0"></span>**4.4.1. I2C Data Format**

The I2C data transfer format is shown in [Figure 21.](#page-40-1) After the START condition (S), a 7-bit slave address, followed by a READ (high) or WRITE (low) bit is sent by the master as shown in [Figure 20.](#page-39-3)

Address bits A6 to A3 (shaded **orange** in [Figure 20\)](#page-39-3) can be individually programmed by the user, allowing up to 14 individual I2C slave addresses, ranging from 0001<sub>BIN</sub> to 1110<sub>BIN</sub>. Restricted addresses are 0000<sub>BIN</sub> and 1111<sub>BIN</sub>. Address bits A2 to A0 (shaded green in [Figure 20\)](#page-39-3) are reserved bits and always '0'. The programming of A6 to A3 can be done using an external programming tool.



<span id="page-39-3"></span>The subsequent bytes contain the requested data; each byte is followed by an acknowledge bit (ACK).

Data transfer is terminated by a STOP condition (P) generated by the master. However, if a master will be continuing to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition. Various combinations of READ/WRITE formats are then possible within such transfers.



#### <span id="page-40-1"></span>Possible data transfer formats are

- WRITE command to slave; the transfer direction is not changed (see [Figure 24\)](#page-41-3)
- BURST WRITE command to slave; the transfer direction is not changed (see [Figure 26\)](#page-43-1)
- READ from one or more slaves with repeated START condition (see [Figure 26\)](#page-43-1)

#### <span id="page-40-0"></span>**4.4.2. I2C Data Frame Structure**

The I2C data frame consists of 6 key elements (see [Table 3\)](#page-8-2):

- 1. A start bit
- 1. Byte #1: Writes the slave address and direction of data flow
- 2. Byte #2: Writes the memory address of the selected slave
- 3. For read commands, a repeated start followed by Byte #1 changes the direction of data flow
- 4. Byte #3: Reads from or writes to the upper 8 bits of the selected memory address
- 5. Byte #4: Reads from or writes to the lower 3 bits of the selected memory address
- 6. A stop bit

#### **4.4.2.1. Byte 1: I2C Slave Address and Direction of Data Flow**

The addressing format of the I2C slave is a 7-bit address. The first byte after the START condition determines the slave address selected by the master.

The first seven bits of the first byte define the slave address; the eighth bit determines the direction of the data transfer.

 $LSB = low = the master will write information to a selected slave.$ 

LSB = high = the master will read information from the slave.

#### <span id="page-40-2"></span>**4.4.2.2. Byte 2: Memory Address in Selected Slave**

The first data byte after the slave address byte is defined as the memory address in the selected slave. The memory contains diagnostic status information or user configuration parameters.

- D7 to D6 These bits must always be written as 1's; otherwise, the remaining 6 address bits are invalid and the slave does not respond with an acknowledge (ACK) bit.
- D5 to D0 These bits form the 6-bit memory address. Bit 5 (A6) selects either the nonvolatile memory (NVM) if A6 is low or a shadow register bank (SRB) or a special function register (SFR) if A6 is high.



**Figure 22. Memory Address in Selected I2C Slave** 

#### <span id="page-41-1"></span>**4.4.2.3. Bytes 3 and 4: 11-Bit Data of Selected Memory Address**

Byte 3 contains the upper 8 bits of data of the selected memory address.

Byte 4 contains the lower 3 bits of data of the selected memory address.

In byte 4, bits [D4:D3] are reserved and fixed as '1' and bits [D2:D0] are the CRC bits.

Data is read with the MSB first and LSB last.

<span id="page-41-3"></span><span id="page-41-2"></span><span id="page-41-0"></span>For a WRITE command, data bits D3 to D4 must always be written as 1's; otherwise the WRITE command is not executed and the slave does not respond with an acknowledgement (ACK) bit.





#### <span id="page-42-1"></span>**Table 51. I2C Single WRITE to Memory**

[a] This mode can be applied to all registers and memory cells.

[b] For direct programming of NVM memory cells, only this mode can be used.

#### $Clocks \rightarrow$



S = Not Acknowledge (3

P = Stop Condition

**Figure 25. I2C Data BURST WRITE to Slave(s)**

<span id="page-42-0"></span>The burst write mode is used for writing data to multiple  $(= n)$  consecutive memory addresses. It can be applied to all registers and memory cells, except for direct writing to NVM memory. For direct programming of NVM memory cells, the single memory cell WRITE command sequence must be used, see [Table 51](#page-42-1)

#### <span id="page-42-2"></span>**Table 52. I2C Burst WRITE to Memory**

From Slave



[a] Tan shading indicates optional further write operations to additional incremental memory addresses.

For a write operation to random addresses, the data frame includes a combined format where a different slave address may be selected after sending a repeated start (Sr) bit. A repeated start bit has the same composition as a regular start bit (falling edge on SDA with SCL = high), but it is sent before a stop bit (rising edge on SDA with SCL = high); see [Figure 18](#page-39-1) for further details.

Note: This mode is used to write data to multiple (= n) consecutive memory addresses. It can be applied to all registers and memory cells.

#### <span id="page-43-0"></span>**4.4.4. READ Operations**

For a read access with random memory addresses, the data frame includes a combined format where the data flow direction changes from writing to a register to reading from a register. This data flow requires a repeated start (Sr) bit as shown in [Figure 26](#page-43-1) and detailed in [Table 53.](#page-43-2) A repeated start bit has the same composition as a regular start bit (falling edge on SDA with SCL = high), but it is sent before a stop bit (rising edge on SDA with SCL = high); see [Figure](#page-39-1)  [18](#page-39-1) for further details. Data read without repeated start is not supported.



**Figure 26. I2C Data READ from Slave(s) with Repeated START**

<span id="page-43-1"></span>Note: This mode is used for reading data from multiple  $(= n)$  consecutive memory addresses. It can be applied to all registers and memory cells.

<span id="page-43-2"></span>



[a] Tan shading indicates optional further write operations to additional incremental memory addresses

#### <span id="page-44-0"></span>**4.4.5. I2C Integrity Check**

The Data Integrity Check is an extension of the I2C protocol for fail safe communication between I2C master and slave. It can be enabled by NVM configuration.

The I2C slave supports an even-parity check of the memory address in the field <MemAddr> and an even-parity check of the received first byte <SlaveAddr>. If the check fails, the 6-bit memory address counter is not updated, the slave receiver does not acknowledge, and the consecutive WRITE action is suppressed. Consequently a diagnostic status alert "protocol integrity fail" is asserted.

- PSA ParitySlaveAddress byte, even parity bit of preceding received first byte (slave address and R/nW)
- PMA ParityMemoryAddress; even parity bit of (D5 down to D0)



Parity Bits

**Figure 27. Memory Address of Selected I2C Slave with Integrity Check** 

<span id="page-44-1"></span>Furthermore, a 3-bit CRC field is defined in the 16-bit field <CmdData> (see [Figure 23\)](#page-41-2) to identify transmission errors in each 16-bit data word. If the transferred data does not pass CRC verification, no WRITE action is taken, the slave receiver does not acknowledge, and the diagnostic status alert "protocol\_integrity\_fail" is asserted.

The polynomial used to calculate the 3-bit CRC is  $CRC(x) = x^3 + x^1 + x^0$ 

The master/slave transmitter uses the CRC-3 polynomial on the first 13-bits (D15 to D3), and adds 000<sub>BIN</sub> extending the length to 16-bit.

- D15 to D5 = <CmdData> Memory Information
- D4 to D3 = <Reserved> (Always all 1's)
- D2 to  $D0 = 000$ BIN

It generates the CRC code to send. The receiver then takes the entire 16-bit data word, including the CRC itself, and uses the same polynomial to confirm integrity of the data by verifying the CRC.

The CRC checksum for I2C belongs to the group of cyclic binary codes. The characteristic of cyclic binary code is that each control bit can be considered as a parity bit of a certain group of message bits, which depends on the generator polynomial.

It follows for the control bit calculation (transmitter):

 $D_2$  = XOR (D<sub>13</sub>, D<sub>12</sub>, D<sub>11</sub>, D<sub>9</sub>, D<sub>6</sub>, D<sub>5</sub>, D<sub>4</sub>)

D<sup>1</sup> = XOR (D15, D12, D11, D10, D8, D5, D4, D3)

 $D_0 = XOR (D_{14}, D_{13}, D_{12}, D_{10}, D_7, D_6, D_5, D_3)$ 

It follows for the CRC verification (receiver):

- $XOR$  (D<sub>13</sub>, D<sub>12</sub>, D<sub>11</sub>, D<sub>9</sub>, D<sub>6</sub>, D<sub>5</sub>, D<sub>4</sub>, D<sub>2</sub>) = 0
- XOR ( $D_{15}$ ,  $D_{12}$ ,  $D_{11}$ ,  $D_{10}$ ,  $D_{8}$ ,  $D_{5}$ ,  $D_{4}$ ,  $D_{3}$ ,  $D_{1}$ ) = 0

XOR ( $D_{14}$ ,  $D_{13}$ ,  $D_{12}$ ,  $D_{10}$ ,  $D_7$ ,  $D_6$ ,  $D_5$ ,  $D_3$ ,  $D_0$ ) = 0

The data field structure is as follows:

Data Byte N: D7 to D0 < CmdData (11 down to 3)>

Data Byte N+1: D7 to D5 < CmdData (2 down to 0) >

D4 to D3 <Reserved> (Always all 1's)

D<sub>2</sub> to D<sub>0</sub> <CRC>

#### <span id="page-45-4"></span>**Table 54. I2C Slave Address Byte and Memory Address Field Integrity Check**



#### <span id="page-45-0"></span>**4.4.6. I2C with Address Selection (Programming Option)**

In this mode, the third pin (#1) is used for selecting the I2C slave address by hardware.

The default I2C slave address is 24dec (18hex) if address in is 'high' and 16dec (10 hex) if the address pin is 'low'.



**Figure 28. I2C Interface with Address Select**

#### <span id="page-45-2"></span><span id="page-45-1"></span>**4.4.7. I2C Interface with Interrupt (Programming Option)**

This is a standard I2C interface. The I2C address is programmable. In addition, a third pin (IRQN) is used as an interrupt output for fast signaling of a diagnostic event.



<span id="page-45-3"></span>**Figure 29. I2C Interface Configuration with Interrupt on a Single Slave**



Note: In this mode, several I2C slaves are connected in parallel, all of them must have an individual I2C address.

<span id="page-46-0"></span>

### <span id="page-47-0"></span>**5. Glossary**



## <span id="page-47-1"></span>**6. Revision History**





#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
	- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges
- Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Disclaimer Rev.5.0-1)

#### **Corporate Headquarters Contact Information**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.