# RENESAS

## IPS2200

## Contents

1.	Introduction5				
2. IPS2200 Block Diagram					
3.	Mem	/emory Architecture			
	3.1	Nonvola	atile Memory (NVM)	7	
	3.2	Shadow	/ Register Bank	8	
	3.3	Special	Function Register	8	
	3.4	Main Re	egisters Overview	9	
	3.5	Registe	r Descriptions	10	
		3.5.1.	System Configuration 1	10	
		3.5.2.	System Configuration 2	11	
		3.5.3.	Receiver 1/2 Gain	12	
		3.5.4.	System Configuration 3	13	
		3.5.5.	R2 Coil Offset	14	
		3.5.6.	R1 Coil Offset	15	
		3.5.7.	Transmitter Current Calibration	16	
		3.5.8.	Transmitter Frequency Time Base	18	
		3.5.9.	Transmitter Lower Limit	19	
		3.5.10.	Transmitter Upper Limit	19	
		3.5.11.	Interrupt Enable 1	20	
		3.5.12.	Interrupt Enable 2	21	
		3.5.13.	IRQN Watchdog 1	22	
		3.5.14.	IRQN Watchdog 2	23	
		3.5.15.	R1 Fine Gain	24	
		3.5.16.	R2 Fine Gain	24	
		3.5.17.	Product Identification	25	
		3.5.18.	Interrupt Clear 1	25	
		3.5.19.	Interrupt Clear 2	26	
		3.5.20.	Interrupt State 1		
		3.5.21.	Interrupt State 2	29	
		3.5.22.	Transmitter Counter State		
		3.5.23.	NVM ECC Fail State	31	
		3.5.24.	SFR Internal Registers	31	
4.	Prog	ramming	g Interfaces	32	
	4.1	Half-Du	plex SPI Interface	32	
		4.1.1.	Interfacing the IPS2200 with a 4-Wire SPI Master		
		4.1.2.	Bit Error Checks	34	
		4.1.3.	Burst READ Operation	35	
		4.1.4.	Burst WRITE Operation	35	

	4.2	SPI Data	a Word Definition	. 36
		4.2.1.	SPI Data Integrity Check	. 36
	4.3	Half-Dup	ex SPI Interface with Interrupt (Programming Option)	. 37
	4.4	I2C Inter	face	. 39
		4.4.1.	I2C Data Format	. 40
		4.4.2.	I2C Data Frame Structure	. 41
		4.4.3.	WRITE Operations	. 42
		4.4.4.	READ Operations	.44
		4.4.5.	I2C Integrity Check	. 45
		4.4.6.	I2C with Address Selection (Programming Option)	. 46
		4.4.7.	I2C Interface with Interrupt (Programming Option)	.46
5.	Gloss	sary		. 48
6.	Revis	ion Histe	ory	. 48

## Figures

Figure 1.	Block Diagram	6
Figure 2.	Memory Architecture	7
Figure 3.	Receiver Input Signal with 0.5 Offset	14
Figure 4.	Half Duplex 3-3 Wire SPI Interface	32
Figure 5.	Half Duplex 3-3 Wire SPI Multi-slave Interface	32
Figure 6.	SPI 3-Wire Operating Mode	33
Figure 7.	Half Duplex 3-4 Wire SPI Interface	33
Figure 8.	SPI 3-Wire Address/Command Byte	34
Figure 9.	SPI Single Word Read	34
Figure 10.	SPI Single Word Write	35
Figure 11.	SPI Burst READ	35
Figure 12.	SPI Burst WRITE	
Figure 13.	Half Duplex SPI IRQN Diagnostic Detection – Beginning of the Frame	38
Figure 14.	Half Duplex SPI IRQN Diagnostic Detection – End of the Frame	
Figure 15.	Half Duplex 3-3 Wire SPI Interface with Interrupt	
Figure 16.	Half Duplex 3-3 Wire SPI Interface with CSN_IRQN and IRQN Separated at MCU	
Figure 17.	I2C Bit Transfer Signal State	
Figure 18.	I2C START and STOP Conditions	40
Figure 19.	I2C Acknowledge Signal State	40
Figure 20.	I2C Slave Address Byte	40
Figure 21.	I2C Data Format	41
Figure 22.	Memory Address in Selected I2C Slave	42
Figure 23.	I2C 11-Bit Data Structure	42
Figure 24.	I2C Data WRITE to Slave(s)	42
Figure 25.	I2C Data BURST WRITE to Slave(s)	43
Figure 26.	I2C Data READ from Slave(s) with Repeated START	44
Figure 27.	Memory Address of Selected I2C Slave with Integrity Check	45
Figure 28.	I2C Interface with Address Select	46
Figure 29.	I2C Interface Configuration with Interrupt on a Single Slave	46

Figure 30.	I2C Interface Configuration with Multi-slave Interrupt
i igule 50.	120 Interface Configuration with Multi-Slave Interrupt

## Tables

Table 1.	NVM to SRB Address Mapping	8
Table 2.	SFR Address Mapping	9
Table 3.	Register Overview	9
Table 4.	System Configuration 1 Register Details	10
Table 5.	System Configuration 1 Register Bit Descriptions	10
Table 6.	I2C Slave Address Configuration	11
Table 7.	System Configuration 2 Register Details	11
Table 8.	System Configuration 2 Register Bit Descriptions	11
Table 9.	Receiver 1/2 Gain Register Details	12
Table 10.	Receiver 1/2 Gain	12
Table 11.	System Configuration 3 Register Details	13
Table 12.	System Configuration 3 Register Bit Definitions	13
Table 13.	R2 Coil Offset Register Details	14
Table 14.	R2 Coil Offset Register Bit Definitions	14
Table 15.	R1 Coil Offset Register Details	15
Table 16.	R1 Coil Offset Register Bit Definitions	15
Table 17.	Transmitter Current Calibration Register Details	16
Table 18.	Transmitter Current Calibration Register Bit Definitions	16
Table 19.	Transmitter Bias Current Settings	17
Table 20.	Transmitter Frequency Time Base Register Details	18
Table 21.	Transmitter Frequency Time Base Register Bit Descriptions	19
Table 22.	Transmitter Lower Limit Register Details	19
Table 23.	Transmitter Lower Limit Register Bit Descriptions	19
Table 24.	Transmitter Upper Limit Register Details	19
Table 25.	Transmitter Upper Limit Register Bit Descriptions	20
Table 26.	Interrupt Enable 1 Register Details	20
Table 27.	Interrupt Enable 1 Register Bit Descriptions	20
Table 28.	Interrupt Enable 2 Register Details	21
Table 29.	Interrupt Enable 2 Register Bit Descriptions	22
Table 30.	IRQN Watchdog 1 Register Details	22
Table 31.	IRQN Watchdog 1 Register Bit Descriptions	23
Table 32.	IRQN Watchdog 2 Register Details	23
Table 33.	IRQN Watchdog 2 Register Bit Descriptions	23
Table 34.	R1 Fine Gain Register Details	24
Table 35.	R1 Fine Gain Register Bit Definitions	24
Table 36.	R2 Fine Gain Register Details	24
Table 37.	R2 Fine Gain Register Bit Definitions	24
Table 38.	Interrupt Clear 1 Register Details	25
Table 39.	Interrupt Clear 1 Register Bit Definitions	25
Table 40.	Interrupt Clear 2 Register Details	26
Table 41.	Interrupt Clear 2 Register Bit Definitions	26
Table 42.	Interrupt State 1 Register Details	28

Table 43.	Interrupt State 1 Register Bit Definitions	.28
Table 44.	Interrupt State 2 Register Details	.29
Table 45.	Interrupt State 2 Register Bit Definitions	.29
Table 46.	Transmitter Counter State Register Details	. 30
Table 47.	Transmitter Counter State Register Bit Definitions	. 30
Table 48.	NVM ECC Status Register Details	. 31
Table 49.	NVM ECC Status Register Bit Definitions	.31
Table 50.	SPI Address / Command Byte Integrity Check	.37
Table 51.	I2C Single WRITE to Memory	.43
Table 52.	I2C Burst WRITE to Memory	.43
Table 53.	I2C Burst READ from Memory with Repeated Start	.44
Table 54.	I2C Slave Address Byte and Memory Address Field Integrity Check	.46



## 1. Introduction

The IPS2200 inductive position sensor ICs is used for high-speed absolute position sensing in automotive, industrial, medical, and consumer applications. The default configuration can be adapted for specific applications via programming.

The Non-Volatile Memory (NVM) of IPS2200 can be accessed through two independent interfaces: I2C or SPI. These two interfaces can be used only to program the IPS2200 settings or read the diagnostic flags.

The target position can be read through the sine and cosine output interface, which can be single ended or differential.

With a specific IC setting, it is possible to turn the sine and cosine signals into a quadrature signals providing 4 positions per electrical rotation (for more details, see the IPS2200 Datasheet).

This document provides instructions for programming the IPS2200 via the I2C and SPI interfaces and utilizing the diagnostic features.

The programming of the IPS2200 is needed for the Transmitter settings, the complete signal path, the output configuration, the diagnostics and the communication protocol to ensure excellent sensing performance.

**Recommendation**: Before using this document, read the *IPS2200 Datasheet* for product details, such as features, pin descriptions, functionality, and circuit descriptions and the IPS2200 Eval Kit User Manual before reading this Manual.

#### Default configuration:

- The default interface is I2C with pin 1 (CSn\_IRQN) configured as address input.
- The default I2C slave address is 24dec (18hex) if address in is 'high', and 16dec (10 hex) if the address pin is 'low'.

Note that for the I2C interface, the most significant two bits of the memory address are always '1' (D7,D6) and register address bits are D5...D0. For details see section 4.4.2.2.



## 2. IPS2200 Block Diagram

The block diagram below shows the main blocks associated with the registers described in this document.



Figure 1.



## 3. Memory Architecture

The memory architecture of the IPS2200 consists of three different storage blocks with a total address range of 6 bits as describe below:

- Nonvolatile Memory (NVM)
   00<sub>HEX</sub> through 1F<sub>HEX</sub>
- Shadow Register Bank (SRB) 20HEX through 33HEX
- Special Function Register (SFR)
   34<sub>HEX</sub> through 3F<sub>HEX</sub>

All storage blocks are accessible by read/write access via the I2C and SPI interface.

Note that some registers can be modified by internal processes.

After power-on-reset (POR); the NVM contents of the address range  $00_{HEX}$  to  $12_{HEX}$  are copied to the SRB address range  $20_{HEX}$  to  $32_{HEX}$  within the startup time window of 3ms.

Note: after writing to an FTP register, a programming time of minimum 3ms is required before a new command can be sent.



### 3.1 Nonvolatile Memory (NVM)

The nonvolatile memory has a size of 32 words  $\times$  16-bits. For enhanced reliability, the stored information can be checked for bit-errors. This has been implemented by adding a redundant 5-bit parity word concatenated with the stored information. The parity word can be considered as an error-correction code (ECC, even-parity Hamming code).

If a bit error in the NVM occurs in the addressed word, an automatic single-error correction is performed providing correct data to the outputs and flagged as a diagnostics SED (single-error detection) warning. If two bits in the addressed word have errors, a warning flag DED (double-error detection) is asserted.

The NVM memory organization is as follows:

N = n + p

Where:

N= code-word length (16 bit)

n = information length (11 bit)

p = parity length (5 bit)

The maximum parameter length that can be stored in one NVM word is 11 bits. The parity bit extension, single-bit error correction, and double-bit error check are done automatically with each write/read access to the corresponding address range.

Only the 11-bit word (Data 10 to Data 0; see Table 1) can be read/written by the I2C/SPI interface with the exception of register addresses 0F<sub>HEX</sub> to 1F<sub>HEX</sub>, which are read only.

### 3.2 Shadow Register Bank

Some parameters of the NVM (see Table 3) are copied into the corresponding Shadow Register Bank (SRB) address range after a POR within the startup time window of 3ms. All these parameters are protected by error correction and detection mechanisms, which calculate a 5-bit error code (see section 3.1). If these parameters are modified by the external communication interface (I2C, SPI), the error-code is evaluated automatically and concatenated. Single-bit errors are corrected and flagged, double-bit errors are flagged.

Only the 11-bit word (Data 10 to Data 0) can be read/written by the I2C/SPI interface with the exception of read-only register addresses 20<sub>HEX</sub>, 21<sub>HEX</sub>, 2F<sub>HEX</sub>, 30<sub>HEX</sub>, and 31<sub>HEX</sub>.

NV/M Addross	SPR Address	Description	Bit Position		
NVW Address	SKD Address	Description	Bits 15 to 12	Bit 11	Bits 10 to 0
00 <sub>HEX</sub>	20 <sub>HEX</sub>	System configuration 1	ECC	P <sub>DED</sub>	Data 10 to Data 0
01 <sub>HEX</sub>	21 <sub>HEX</sub>	System configuration 2	ECC	P <sub>DED</sub>	Data 10 to Data 0
02 <sub>HEX</sub>	22 <sub>HEX</sub>	R1/R2 gain	ECC	P <sub>DED</sub>	Data 10 to Data 0
03 <sub>HEX</sub>	23 <sub>HEX</sub>	System configuration 3	ECC	P <sub>DED</sub>	Data 10 to Data 0
04 <sub>HEX</sub>	24 <sub>HEX</sub>	R2 coil offset	ECC	P <sub>DED</sub>	Data 10 to Data 0
05 <sub>HEX</sub>	25 <sub>HEX</sub>	internal use	ECC	P <sub>DED</sub>	Data 10 to Data 0
06 <sub>HEX</sub>	26 <sub>HEX</sub>	R1 coil offset	ECC	P <sub>DED</sub>	Data 10 to Data 0
07 <sub>HEX</sub>	27 <sub>HEX</sub>	Transmitter calibration	ECC	P <sub>DED</sub>	Data 10 to Data 0
08 <sub>HEX</sub>	28 <sub>HEX</sub>	Transmitter frequency timebase	ECC	P <sub>DED</sub>	Data 10 to Data 0
09 <sub>HEX</sub>	29 <sub>HEX</sub>	Transmitter frequency lower limit	ECC	P <sub>DED</sub>	Data 10 to Data 0
0A <sub>HEX</sub>	2A <sub>HEX</sub>	Transmitter frequency upper limit	ECC	P <sub>DED</sub>	Data 10 to Data 0
0B <sub>HEX</sub>	2B <sub>HEX</sub>	Iren 1	ECC	P <sub>DED</sub>	Data 10 to Data 0
0C <sub>HEX</sub>	2C <sub>HEX</sub>	Iren 2	ECC	P <sub>DED</sub>	Data 10 to Data 0
0D <sub>HEX</sub>	2D <sub>HEX</sub>	IRQN watchdog 1	ECC	P <sub>DED</sub>	Data 10 to Data 0
0E <sub>HEX</sub>	2E <sub>HEX</sub>	IRQN watchdog 2	ECC	P <sub>DED</sub>	Data 10 to Data 0
0F <sub>HEX</sub>	2F <sub>HEX</sub>	Renesas internal configuration registers	ECC	P <sub>DED</sub>	Data 10 to Data 0
10 <sub>HEX</sub>	30 <sub>HEX</sub>	Renesas internal configuration registers	ECC	P <sub>DED</sub>	Data 10 to Data 0
11 <sub>HEX</sub>	31 <sub>HEX</sub>	Renesas internal configuration registers	ECC	P <sub>DED</sub>	Data 10 to Data 0
12 <sub>HEX</sub>	32 <sub>HEX</sub>	R1 fine gain	ECC	P <sub>DED</sub>	Data 10 to Data 0
13 <sub>HEX</sub>	33 <sub>HEX</sub>	R2 fine gain	ECC	P <sub>DED</sub>	Data 10 to Data 0
14 <sub>HEX</sub>		Not used	Read as 'x		
15 <sub>HEX</sub>		Not used	Read as 'x		
16 <sub>HEX</sub>		Not used	Read as 'x		
17 <sub>HEX</sub>		Not used	Read as 'x		
18 <sub>HEX</sub>		Not used	Read as 'x		
19 <sub>HEX</sub>	n.a.	Product identifier	Renesas intern	al	
1A <sub>HEX</sub>	n.a.	Product identifier	Renesas internal		
1B <sub>HEX</sub>	n.a.	Product identifier	Renesas internal		
1C <sub>HEX</sub>	n.a.	Product identifier	Renesas internal		
1D <sub>HEX</sub>	n.a.	Product identifier	Renesas internal		
1E <sub>HEX</sub>	n.a.	Product identifier	Renesas internal		
1F <sub>HEX</sub>	n.a.	Product identifier	Renesas internal		

#### Table 1. NVM to SRB Address Mapping

### 3.3 Special Function Register

Special Function Register (SFR) has all the diagnostic registers. It can be used in real-time and has two main functions:

- If there is an interrupt state, a diagnostic flag (dependent on the failure event) is asserted.
- If the failure event disappears, SFR updates the register and clears the flag only when the NMV is set to: Addr: 0x03 bit [10] - intr\_volatile\_mode

Depending on this bit setting the flags in the interrupt registers either clear automatically after some debounce timeout or have to be cleared externally by writing 1 to irclr (interrupt clear) register.

The NVM is not copied to the SFR during the power up of IC. The flags, write and read can be effected dynamically without interruption of the sensor functionality. Volatile parameters (for example, transmitter counter state) are not protected by an error-code and are stored in the SFR. The contents of these registers can be modified during operation by internal processes and by the digital interface (I2C, SPI) read/write access.

The product identifier version code (address 3EHEX) is hardcoded and does not change.

#### Table 2. SFR Address Mapping

		Bit Po	osition		
Address	Description	Bits 15 to 11	Bits 10 to 0		
34 <sub>HEX</sub>	Interrupt clear 1	Not used	Data 10 to Data 0		
35 <sub>HEX</sub>	Interrupt clear 2	Not used	Data 10 to Data 0		
36 <sub>HEX</sub>	Interrupt state 1	Not used	Data 10 to Data 0		
37 <sub>HEX</sub>	Interrupt state 2	Not used	Data 10 to Data 0		
38 <sub>HEX</sub>	Transmitter counter state	Not used	Data 10 to Data 0		
3A <sub>HEX</sub>	NVM ECC state	Not used	Data 10 to Data 0		
[a] SFR addresses 39, 3B, 3C, 3D, 3E, and 3F are Renesas internal.					

### 3.4 Main Registers Overview

#### Table 3. Register Overview

NVM Address	SRB Address	Description	Main Functions
00 <sub>HEX</sub>	20 <sub>HEX</sub>	System configuration 1	I2C and SPI mode settings. The default interface is I2C with pin 1 (CSn_IRQN) configured as address input.
01 <sub>HEX</sub>	21 <sub>HEX</sub>	System configuration 2	<ul> <li>Output Interrupt – mode and signal type</li> <li>Quadrature mode selection</li> <li>Security of reading/writing via I2C/SPI</li> <li>Transmitter settings</li> <li>Supply voltage range selection</li> </ul>
02 <sub>HEX</sub>	22 <sub>HEX</sub>	R1/R2 gain	Sets the gain stage and the number of integration cycles of the integrator.
03 <sub>HEX</sub>	23 <sub>HEX</sub>	System configuration 3	Used for dynamic interrupt signal by 1-bit setting.
04 <sub>HEX</sub>	24 <sub>HEX</sub>	R2 coil offset	Sets the offset value for R2 coil and its sign.
06 <sub>HEX</sub>	26 <sub>HEX</sub>	R1 coil offset	Sets the offset value for R1 coil and its sign.
07 <sub>HEX</sub>	27 <sub>HEX</sub>	Transmitter current calibration	Used for LC oscillator current settings.
08 <sub>HEX</sub>	28 <sub>HEX</sub>	Transmitter frequency timebase	Used for counter settings.
09 <sub>HEX</sub>	29 <sub>HEX</sub>	Transmitter frequency lower limit	Used for lower limit of counter.
0A <sub>HEX</sub>	2A <sub>HEX</sub>	Transmitter frequency upper limit	Used for upper limit of counter.
0B <sub>HEX</sub>	2B <sub>HEX</sub>	Interrupt1 Enables	Used for diagnostics of: • VDD upper and lower voltage • SPI and I2C fails • SRB error detection • NVM error detection • LC oscillator detection range • Oscillator stuck check
0C <sub>HEX</sub>	2C <sub>HEX</sub>	Interrupt2 Enables	Used for diagnostics of: • VDDA under-voltage • Low amplitude • Bus transfer • Mechanical failure • Sin/Cosine voltage levels • Coils short
0D <sub>HEX</sub>	2D <sub>HEX</sub>	IRQN watchdog 1	

NVM Address	SRB Address	Description	Main Functions
0E <sub>HEX</sub>	2E <sub>HEX</sub>	IRQN watchdog 2	
12 <sub>HEX</sub>	32 <sub>HEX</sub>	<u>R1 fine gain</u>	Sets the amplitude of the R1 channel for correcting the mismatch between the two receivers.
13 <sub>HEX</sub>	33 <sub>HEX</sub>	<u>R2 fine gain</u>	Sets the amplitude of the R2 channel for correcting the mismatch between the two receivers.
19 <sub>HEX</sub>	n.a.	Product identifier	
1A <sub>HEX</sub>	n.a.	Product identifier	
1B <sub>HEX</sub>	n.a.	Product identifier	
1C <sub>HEX</sub>	n.a.	Product identifier	
1D <sub>HEX</sub>	n.a.	Product identifier	
1E <sub>HEX</sub>	n.a.	Product identifier	
1F <sub>HEX</sub>	n.a.	Product identifier	

## 3.5 Register Descriptions

#### 3.5.1. System Configuration 1

This register configures the interface protocol, the SPI or I2C selection, and the output mode (Analog or Digital Quadrature mode, see *IPS2200 Datasheet* for detailed explanation on output modes).

#### Table 4. System Configuration 1 Register Details

Block	NVM	SRB	SFR
Address	00 <sub>HEX</sub>	20 <sub>HEX</sub>	-
Default	0323 <sub>HEX</sub>	0323 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

.

Bit	Symbol	Default	Туре	Description
sys_conf1.15	ECC	0000 <sub>BIN</sub>	R	Parity word for error correction. For the internal use of the IC.
sys_conf1.14				
sys_conf1.13				
sys_conf1.12				
sys_conf1.11	P <sub>DED</sub>	O <sub>BIN</sub>		Parity bit for double-bit error detection.
sys_conf1.10	SPI data order	0 <sub>BIN</sub>	R/W	SPI data order (DORD):
				$0_{BIN}$ = MSB (Most Significant Bit?) received first; LSB (Least Significant Bit?) received last
				1 <sub>BIN</sub> = LSB received first; MSB received last
sys_conf1.9	SPI modes	11 <sub>BIN</sub>	R/W	Clock polarity (CPOL) and clock phase (CPHA) of SPI
sys_conf1.8				interface.
				sys_conf1.9 = CPHA
				sys_conf1.8 = CPOL
				CPHA: $0_{BIN}$ = first data bit written at CSN falling edge
				CPHA and CPOL:
				00 <sub>BIN</sub> = sample edge rising, drive edge falling
				01 <sub>BIN</sub> = sample edge falling, drive edge rising
				10 <sub>BIN</sub> = sample edge falling, drive edge rising
				11 <sub>BIN</sub> = sample edge rising, drive edge falling
sys_conf1.7	I2C MSN slave address	0010 <sub>BIN</sub>	R/W	I2C slave programmable address bits, see Table 6 for
sys_conf1.6				details.[a]
sys_conf1.5				
sys_conf1.4				



Bit	Symbol	Default	Туре	Description
sys_conf1.3 sys_conf1.2	Outputs mode protocol	00 <sub>BIN</sub>	R/W	Outputs have two protocol modes:         • Analog:         • $00_{BIN}$ : SIN, SINN, COS; COSN         • $01_{BIN}$ : SIN, REF, COS, REF         • Digital Quadrature Mode         • $10_{BIN}$ : A, AN, B, BN         • $11_{BIN}$ : A, B
sys_conf1.1 sys_conf1.0	System protocol	11 <sub>BIN</sub>	R/W	Protocol mode of communication interface between sensor and processing unit: $00_{BIN} = SPI$ half duplex $01_{BIN} = SPI$ half duplex and interrupt $10_{BIN} = I2C$ and interrupt $11_{BIN} = I2C$ and addressing pin

[a] If modifying the I2C MSN address field, there are two restricted address groups: 0000<sub>BIN</sub> and 1111<sub>BIN</sub> (refer to section 3.5.1).

#### Table 6. I2C Slave Address Configuration

Configuration <sup>[a]</sup>	A6	A5	A4	A3	A2	A1	A0
Protocol mode = 10 <sub>BIN</sub>	sys_conf1.7 to sys_conf1.4			0	0	0	
Protocol mode = 11 <sub>BIN</sub>	sys_conf1.7 to sys_conf1.5			Pin 1 state <sup>[b]</sup>	0	0	0

[a] Protocol mode = sys\_conf1.1 and sys\_conf1.0, see Table 5.

[b] Pin 1 state = logical state of Pin 1 input pin (CSN\_IRQN).

#### 3.5.2. System Configuration 2

The main functions of this register is to define the following settings:

- · Output interrupt enable interrupt by using the output SIN/COSINE
- · Quadrature mode selection
- · Security of reading/writing via I2C or SPI
- Transmitter settings
- SPI/I2C Protocol integrity check
- Supply voltage range selection

#### Table 7. System Configuration 2 Register Details

Block NVM		SRB	SFR
Address	01 <sub>HEX</sub>	21 <sub>HEX</sub>	-
Default Value	0101 <sub>HEX</sub>	0101 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

#### Table 8. System Configuration 2 Register Bit Descriptions

Bit	Symbol	Default	Туре	Description
sys_conf2.15	ECC	0000 <sub>BIN</sub>	R	Parity word for error correction. For the internal use of the IC.
sys_conf2.14				
sys_conf2.13				
sys_conf2.12				
sys_conf2.11	P <sub>DED</sub>	0 <sub>BIN</sub>		Parity bit for double bit error detection. For the internal use of the IC.
sys_conf2.10	Pulse mode configuration	O <sub>BIN</sub>	R/W	<ul> <li>Function of Pulse Output. For this function the Output Mode must be set to Quadrature Differential (set sys_conf1.3, sys_conf1.2 to 10BIN: A, AN, B, BN) and Pulse Mode (sys_conf2.5) must be enabled (sys_conf2.5 = 1<sub>BIN</sub>).</li> <li>0<sub>BIN</sub> = 1 pulse per phase (signal A)</li> <li>1<sub>BIN</sub> = 2 pulses per phase (signal A XOR B)</li> </ul>
sys_conf2.9 sys_conf2.8	Renesas internal configuration	01 <sub>BIN</sub>	R/W	Renesas internal feature. Do not change the default setting.



Bit	Symbol	Default	Туре	Description
sys_conf2.7	Output interrupt enable	0 <sub>BIN</sub>	R/W	Enable Interrupt signaling at output interface:
				<ul> <li>0<sub>BIN</sub> = interrupt signaling disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = interrupt signaling enabled</li> </ul>
				If the interface is not used, the output is also intended for the interrupts.
				If the interrupt is enabled and a failure occurs, the output has the following values:
				• SIN/A = $0_{\text{DEC}}$ /0bit
				• SINN/AN =0 <sub>DEC</sub> /0bit
				• $COS/B = 1_{DEC}/1$ bit
				• COSN/BN =1pcc/1bit
sys_conf2.6	Cyber security	O <sub>BIN</sub>	R/W	The cyber security bit determines the transfer direction of the allowed I2C/SPI access mode.
				0 <sub>BIN</sub> = I2C/SPI read/write access
				1 <sub>BIN</sub> = I2C/SPI read-only access
sys_conf2.5	Quadrature Mode protocol	O <sub>BIN</sub>	R/W	Select between AB and Pulse mode. For this function the
-				Output Mode must be set to Quadrature Differential (set
				sys_conf1.3, sys_conf1.2 to 10BIN: A, AN, B, BN)
				0 <sub>BIN</sub> = AB mode: A, AN, B, BN signals at output pins
				1 <sub>BIN</sub> = Pulse mode; Pulse output at SINN pin 13
sys_conf2.4	Transmitter cp enable	0 <sub>BIN</sub>	R/W	Transmitter charge pump enable.
				$O_{BIN} = Off$
				1 <sub>BIN</sub> = on
				It must be on, if VDD = 3.3V.
sys_conf2.3	Transmitter amplitude control	0 <sub>BIN</sub>	R/W	Transmitter amplitude control
				$O_{BIN} = Off$
				1 <sub>BIN</sub> = on
sys_conf2.2	Protocol integrity check	O <sub>BIN</sub>	R/W	I2C/SPI interface support integrity check of the serial data stream (Rx and Tx).
				0 <sub>BIN</sub> = integrity check off
				1 <sub>BIN</sub> = integrity check on
sys_conf2.1	Renesas internal	0 <sub>BIN</sub>	R/W	Renesas internal feature. Do not change the default setting.
	configuration			
sys_conf2.0	Supply voltage	1 <sub>BIN</sub>	R/W	Supply voltage mode for VDD regulator:
				<ul> <li>0<sub>BIN</sub> = 3.3V typical VDD supply, the result on VDDA is 4V</li> </ul>
				The 'Transmitter cp enable' must be set to 1 <sub>BIN</sub> to use this feature.
				• $1_{BIN} = 5.0V$ typical VDD supply, the result on VDDA is 4V

#### 3.5.3. Receiver 1/2 Gain

This register is used for setting the gain stage and the number of integration cycles of the integrator.

The gain stage and the integration cycles are used for increasing or decreasing the amplitude of the input signal.

#### Table 9. Receiver 1/2 Gain Register Details

Block	NVM	SRB	SFR
Address	02 <sub>HEX</sub>	22 <sub>HEX</sub>	-
Default value	0056 <sub>HEX</sub>	0056 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	_

#### Table 10.Receiver 1/2 Gain

Bit	Symbol	Default	Туре	Description
r12_gain.15	ECC	0000 <sub>BIN</sub>		Parity word for error correction. For the internal use of the IC.
r12_gain.14				
r12_gain.13				
r12_gain.12				
r12_gain.11	P <sub>DED</sub>	0 <sub>BIN</sub>		Parity bit for double bit error detection.
r12_gain.10	Renesas internal	00 <sub>BIN</sub>	R/W	Renesas internal feature. Do not change the default setting.
r12_gain.9	configuration			



Bit	Symbol	Default	Туре		Description
r12_gain.8 r12_gain.7 r12_gain.6	Integration cycles	00101 <sub>BIN</sub>	R/W	The integration cycles par the integrator in excitation The minimum setting is 5	ameter defines the integration time of clock units.
r12_gain.0				Setting	Integration Time
r12_gain.6				00000 <sub>BIN</sub> to 00101 <sub>BIN</sub>	5 period of LC oscillator
				00110 <sub>BIN</sub>	6 period of LC oscillator
				00111 <sub>BIN</sub>	7 period of LC oscillator
					· · · · ·
				11111 <sub>BIN</sub>	31 period of LC oscillator
r12_gain.3	gain stage	0110 <sub>BIN</sub>	R/W	The gain stage parameter	defines the input resistor of the
r12_gain.2				Integrator by this formula:	
r12_gain.1				Gain = 22 i	where $n = dec$ (gain stage)
TTZ_gam.o				implemented	lication steps of sqrt(2) are
				E <sub>HEX</sub> and F <sub>HEX</sub> are unused	
				For example:	
				• $0_{HEX}$ , $n = 0$ , Gain = $2$	1
				• $1_{\text{HEX}}$ , n = 1, Gain = $2^{\frac{1}{2}}$	
				• $2_{\text{HEX}}$ , n= 2, Gain = $2^{\frac{2}{2}}$	2
				until	12 1
				D <sub>HEX</sub> , n=13, Gain	$=2^{\frac{13}{2}}=64 \times 2^{\frac{1}{2}}$

### 3.5.4. System Configuration 3

Only used for dynamic interrupt signaling by the sys\_conf3.10 bit. All other bits are for Renesas internal usage.

#### Table 11. System Configuration 3 Register Details

Block NVM		SRB	SFR
Address	03 <sub>HEX</sub>	23 <sub>HEX</sub>	-
Default value		0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

#### Table 12. System Configuration 3 Register Bit Definitions

Bit	Symbol	Default	Туре	Description
sys_conf3.15	ECC			Parity word for error correction. For the internal use of the
sys_conf3.14				IC.
sys_conf3.13				
sys_conf3.12				
sys_conf3.11	P <sub>DED</sub>			Parity bit for double bit error detection.
sys_conf3.10	dynamic_intr_enable	0 <sub>BIN</sub>	R/W	Enable volatile interrupt signaling:
				<ul> <li>0<sub>BIN</sub> = Disable; IRQN cleared by microcontroller host</li> </ul>
				<ul> <li>1<sub>BIN</sub> = Enable; IRQN event type</li> </ul>
sys_conf3.9	Renesas internal	0 <sub>BIN</sub>	R/W	Renesas internal feature. Do not change the default
	configuration			setting.
sys_conf3.8	Renesas internal	0 <sub>BIN</sub>	R/W	Renesas internal feature. Do not change the default
	configuration			setting.
sys_conf3.7	-	-	-	Not used; read as 0.

Bit	Symbol	Default	Туре	Description
sys_conf3.6	Renesas internal	000 0000 <sub>BIN</sub>	R/W	Renesas internal feature. Do not change the default
sys_conf3.5	configuration			setting.
sys_conf3.4				
sys_conf3.3				
sys_conf3.2				
sys_conf3 1				
sys_conf3.0				

#### 3.5.5. R2 Coil Offset

The coil offset is defined as the constant volt value added or subtracted to the input signal. This offset is generated from the non-ideality of the coil design and non-uniformity of the electromagnetic field. This register enables to set the offset value and its sign (positive or negative).

The offset can be cancelled by adding or subtracting a constant value on the input signal.

For example:

During a complete sweep of the target, the offset on the receiver is seen as a shift of the signal with respect to the x-axis, see Figure 3 where the sine with peak amplitude 1 is shifted by +0.5.

The compensation in this example should be

Offset compensation = - 0.5



Figure 3. Receiver Input Signal with 0.5 Offset

Table 13.	R2 Coil Offset Register Details

Block	NVM	SRB	SFR
Address	04 <sub>HEX</sub>	24 <sub>HEX</sub>	-
Default value	-	0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

#### Table 14. R2 Coil Offset Register Bit Definitions

Bit	Symbol	Default	Туре	Description
r2_coil_offset.15	ECC	-	-	Parity word for error correction. For the internal use of
r2_coil_offset.14				the IC.
r2_coil_offset.13				
r2_coil_offset.12				
r2_coil_offset.11	P <sub>DED</sub>	-	-	Parity bit for double-bit error detection.

#### IPS2200 Programming Guide

Bit	Symbol	Default	Туре	Description
r2_coil_offset.10	-	-	-	Not used; read as 0.
r2_coil_offset.9	_	_	-	Not used; read as 0.
r2_coil_offset.8	-	-	-	Not used; read as 0.
r2_coil_offset.7	-	-	-	Not used; read as 0.
r2_coil_offset.6	R2 offset polarity	O <sub>BIN</sub>	R/W	Define the applied offset polarity:
				• 0 <sub>BIN</sub> = Addition
				• 1 <sub>BIN</sub> = Subtraction
r2_coil_offset.5	R2 offset value	00 0000 <sub>BIN</sub>	R/W	The R2 offset compensation value, relative to the
r2_coil_offset.4				Transmitter LC oscillator voltage amplitude is:
r2_coil_offset.3				0x00 - no correction
r2_coil_offset.2				• 0x01 - 0.003%
r2_coil_offset 1				• 0x02 - 0.006%
r2_coil_offset.0				• 0x03 - 0.009%
				until
				• 0x3E - 0.197%
				• 0x3F - 0.200%
				Overall range is 0.2%, step is 0.003%

#### 3.5.6. R1 Coil Offset

The Coil offset is defined as the constant volt value added or subtracted to the input signal. This offset is generated from the non-ideality of the coil design and non-uniformity of the electromagnetic field. This register enables to set the offset value and its sign (positive or negative).

The offset can be cancelled by adding or subtracting a constant value on the input signal.

#### Table 15. R1 Coil Offset Register Details

Block	NVM	SRB	SFR
Address	06 <sub>HEX</sub>	26 <sub>HEX</sub>	-
Default value	-	0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

#### Table 16. R1 Coil Offset Register Bit Definitions

Bit	Symbol	Default	Туре	Description
r1_coil_offset.15	ECC	-	-	Parity word for error correction. For the internal use of
r1_coil_offset.14				the IC.
r1_coil_offset.13				
r1_coil_offset.12				
r1_coil_offset.11	P <sub>DED</sub>	_	-	Parity bit for double bit error detection.
r1_coil_offset.10	-	_	-	Not used; read as 0.
r1_coil_offset.9	-	_	-	Not used; read as 0.
r1_coil_offset.8	_	_	-	Not used; read as 0.
r1_coil_offset.7	-	_	-	Not used; read as 0.
r1 coil offset.6	R1 offset polarity	O <sub>BIN</sub>	R/W	Define the applied offset polarity:
				• O <sub>BIN</sub> = Addition
				• 1 <sub>BIN</sub> = Subtraction
r1 coil offset 5	R1 offset value	00 0000 <sub>BIN</sub>	R/W	The R1 offset compensation value, relative to the
r1_coil_offect.d				Transmitter LC oscillator voltage amplitude is:
TI_COII_OIISet.4				0x00 - no correction
r1_coil_offset.3				• 0x01 - 0.003%
r1 coil offset.2				• 0x02 - 0.006%
r1 coil offset 1				• 0x03 - 0.009%
				until
ri_coil_offset.0				• 0x3E - 0.197%
				• 0x3F - 0.200%"
				Overall range is 0.2%, step is 0.003%

#### 3.5.7. Transmitter Current Calibration

The Transmitter current bias ( $I_{BIAS}$ ) influences the AC current of the LC oscillator. Increasing the AC current, increases proportionally the magnitude of the transmitter signal. The  $I_{BIAS}$  optimum setting can be calculated according to the following formula:

$$_{BIAS} = VDD / (35 \times L \times Q \times F)$$

Where:

I

VDD = Supply voltage in Volt

L = Inductance of transmit coil in Henry

F = Transmit oscillator frequency in Hz

Q = Quality factor of the Transmitter coil, it is calculated according to the following formula:

$$Q = \frac{1}{R} \sqrt{\frac{L}{C}}$$

Where:

R = Resistance of the Transmitter Coil

C = Capacitance of the transmitter resonator

For Example:

If L = 6 $\mu$ H, R = 10hm, C = 345pF (such that the transmitter oscillates at F = 3.5MHz) and VDD = 5V

According to the formula above:

Q = 132

 $I_{BIAS} = 51.5 \mu A$ 

As shown in Table 19, the closest  $I_{BIAS}$  setting to 51.5µA is 52µA corresponding to the following setting:

LC Current Multiplication = 01BIN

LC Current Base = 001101BIN

#### Table 17. Transmitter Current Calibration Register Details

Block	NVM	SRB	SFR
Address	07 <sub>HEX</sub>	27 <sub>HEX</sub>	-
Default value	00BE <sub>HEX</sub>	00BE <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

#### Table 18. Transmitter Current Calibration Register Bit Definitions

Bit	Symbol	Default	Туре	Description
transmitter_calib.15	ECC	0000 <sub>BIN</sub>	-	Parity word for error correction. For the internal use of the
transmitter_calib.14				IC.
transmitter_calib.13				
transmitter_calib.12				
transmitter_calib.11	P <sub>DED</sub>	0 <sub>BIN</sub>	-	Parity bit for double-bit error detection.
transmitter_calib.10	-	0 <sub>BIN</sub>	-	Not used; read as 0.
transmitter_calib.9	_	0 <sub>BIN</sub>	-	Not used; read as 0.
transmitter_calib.8	-	0 <sub>BIN</sub>	-	Not used; read as 0.
transmitter_calib.7	LC current multiplication	10 <sub>HEX</sub>	R/W	See Table 19.
transmitter_calib.6				

Bit	Symbol	Default	Туре	Description
transmitter_calib.5	LC current base	111110 <sub>ыN</sub>	R/W	See Table 19.
transmitter_calib.4				
transmitter_calib.3				
transmitter_calib.2				
transmitter_calib.1				
transmitter_calib.0				

#### Table 19. Transmitter Bias Current Settings

0	LC Current Multiplication = 00	LC Current Multiplication = 01	LC Current Multiplication = 10	LC Current Multiplication = 11
LC Current Base = 000000BIN	0μΑ	ΟμΑ	0μΑ	ΟμΑ
LC Current Base = 000001BIN	0.5µA	2μΑ	8μΑ	32µA
LC Current Base = 000010BIN	1µA	4µA	16µA	64µA
LC Current Base = 000011BIN	1.5µA	6µA	24µA	96µA
LC Current Base = 000100BIN	2μΑ	8µA	32µA	128µA
LC Current Base = 000101BIN	2.5µA	10µA	40µA	160µA
LC Current Base = 000110BIN	ЗμΑ	12µA	48µA	192µA
LC Current Base = 000111BIN	3.5µA	14µA	56µA	224µA
LC Current Base = 001000BIN	4µA	16µA	64µA	256µA
LC Current Base = 001001BIN	4.5µA	18µA	72µA	288µA
LC Current Base = 001010BIN	5μΑ	20µA	80µA	320µA
LC Current Base = 001011BIN	5.5µA	22µA	88µA	352µA
LC Current Base = 001100BIN	6µА	24µA	96µA	384µA
LC Current Base = 001101BIN	6.5µA	26µA	104µA	416µA
LC Current Base = 001110BIN	7μΑ	28µA	112µA	448µA
LC Current Base = 001111BIN	7.5µA	30µA	120μΑ	480µA
LC Current Base = 010000BIN	8μΑ	32µA	128µA	512µA
LC Current Base = 010001BIN	8.5µA	34µA	136µA	544µA
LC Current Base = 010010BIN	9µA	36µА	144µA	576µA
LC Current Base = 010011BIN	9.5µA	38µA	152µA	608µA
LC Current Base = 010100BIN	10µA	40µA	160µA	640µA
LC Current Base = 010101BIN	10.5µA	42µA	168µA	672µA
LC Current Base = 010110BIN	11µA	44µA	176µA	704µA
LC Current Base = 010111BIN	11.5µA	46µA	184µA	736µA
LC Current Base = 011000BIN	12µA	48µA	192µA	768µA
LC Current Base = 011001BIN	12.5µA	50µA	200μΑ	800μΑ
LC Current Base = 011010BIN	13µA	52µA	208µA	832µA
LC Current Base = 011011BIN	13.5µA	54µA	216µA	864µA
LC Current Base = 011100BIN	14µA	56µA	224µA	896µA
LC Current Base = 011101BIN	14.5µA	58µA	232µA	928µA
LC Current Base = 011110BIN	15µA	60µA	240µA	960µA
LC Current Base = 011111BIN	15.5µA	62µA	248µA	992µA
LC Current Base = 100000BIN	16µA	64µA	256µA	1024µA
LC Current Base = 100001BIN	16.5µA	66µA	264µA	1056µA
LC Current Base = 100010BIN	17µA	68µA	272µA	1088µA
LC Current Base = 100011BIN	17.5µA	70µA	280µA	1120µA

LC Current Base = 100100BIN	1804	7211A	288114	1152uA
LC Current Base = 100101BIN	18 5uA	74µA	296uA	1184uA
LC Current Base = 100110BIN	19uA	76uA	304uA	1216µA
LC Current Base = 100111BIN	19 5uA	78uA	312µA	1248µA
LC Current Base = 101000BIN	20uA	80uA	320uA	1280µA
LC Current Base = 101001BIN	20 5uA	82µA	328µA	1312µA
LC Current Base = 101010BIN	2111A	84uA	336µA	1344µA
LC Current Base = 101011BIN	215uA	86uA	34411A	1376uA
LC Current Base = 101100BIN	22110p.1	88uA	352µA	1408uA
LC Current Base = 101101BIN	22 5uA	90µA	360uA	1440uA
LC Current Base = 101110BIN	23uA	92µA	368uA	1472µA
LC Current Base = 101111BIN	23 5uA	94uA	376µA	1504uA
LC Current Base = 110000BIN	24uA	96uA	384uA	1536uA
LC Current Base = 110001BIN	24.5uA	98uA	392µA	1568µA
LC Current Base = 110010BIN	25uA	100uA	400uA	1600µA
LC Current Base = 110011BIN	25 5uA	102µA	408uA	1632µA
LC Current Base = 110100BIN	26uA	104µA	416µA	1664uA
LC Current Base = 110101BIN	26 5uA	106µA	424uA	1696uA
LC Current Base = 110110BIN	27.14	108µA	432µA	1728µA
LC Current Base - 110111BIN	27 5μΔ	110µA	440μΔ	1720µA
LC Current Base - 111000BIN	28.0	112µA	448µA	1700µA
LC Current Base = 111001BIN	28 5uA	11/μΔ	456uA	1824µA
LC Current Base - 111010BIN	20.0µA	116µA	464uA	1856uA
LC Current Base - 111011BIN	29 5u Δ	118µA	472μΔ	1888uA
LC Current Base - 111100BIN	3004	120µA	480uA	1920µA
LC Current Base – 111101BIN	30 5u A	120μΛ	48804	1952µA
	31Δ	124114	406µA	108/114
	21 5uA	124µA	504uA	2016uA
	στομΑ	ιζύμα	004µA	20100

#### 3.5.8. Transmitter Frequency Time Base

This register contains a number for the LC oscillator frequency. The measurement time for checking the transmitter frequency is as follows:

t<sub>M</sub> = TimeBaseCntr × t<sub>osc\_dig</sub>

Where

 $t_{osc\_dig}$  = Digital clock period

The internal oscillator is trimmed to 7MHz (142.86ns) and divided by 2, therefore tosc\_dig = 285.72ns.

 Table 20.
 Transmitter Frequency Time Base Register Details

Block	NVM	SRB	SFR
Address	08 <sub>HEX</sub>	28 <sub>HEX</sub>	-
Default value	0000 <sub>HEX</sub>	0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

Bit	Symbol	Default	Туре	Description
transmitter_wdg.15	ECC	-	-	Parity word for error correction. For the internal use of the
transmitter_wdg.14				IC.
transmitter_wdg.13				
transmitter_wdg.12				
transmitter_wdg.11	P <sub>DED</sub>	-	_	Parity bit for double bit error detection.
transmitter_wdg.10	Time base counter	000 0000 0000 <sub>BIN</sub>	R/W	Time base for excitation frequency measurement:
transmitter_wdg.9				<ul> <li>000 0000 0000<sub>BIN</sub> = Counter off</li> </ul>
transmitter_wdg.8				<ul> <li>000 0000 0001<sub>BIN</sub> = 1 osc_dig cycle</li> </ul>
transmitter_wdg.7				<ul> <li>000 0000 0010<sub>BIN</sub> = 2 osc_dig cycle</li> </ul>
transmitter_wdg.6				
transmitter_wdg.5				<ul> <li>111 1111 1111<sub>BIN</sub> = 2047 osc_dig cycles</li> </ul>
transmitter_wdg.4				
transmitter_wdg.3				
transmitter_wdg.2				
transmitter_wdg.1				
transmitter_wdg.0				

#### Table 21. Transmitter Frequency Time Base Register Bit Descriptions

#### 3.5.9. Transmitter Lower Limit

A digital comparator checks the LC oscillator counter state for minimum value (see section 3.5.22). If the check fails, the diagnostic flag irstate1.1 (lc\_osc\_freq\_fail) is asserted.

 Table 22.
 Transmitter Lower Limit Register Details

Block	NVM	SRB	SFR
Address	09 <sub>HEX</sub>	29 <sub>HEX</sub>	-
Default value	-	0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

Table 23.	Transmitter Lower Limit Register Bit De	scriptions
-----------	---	------------

Bit	Symbol	Default	Туре	Description
transmitter_low.15	ECC			Parity word for error correction. For the internal use of the
transmitter_low.14				IC.
transmitter_low.13				
transmitter_low.12				
transmitter_low.11	P <sub>DED</sub>			Parity bit for double bit error detection.
transmitter_low.10	LC oscillator lower limit	000 0000 0000 <sub>BIN</sub>	R/W	Lower limit for excitation frequency counter:
transmitter_low.9				<ul> <li>000 0000 0000<sub>BIN</sub> = Counter off</li> </ul>
transmitter_low.8				<ul> <li>000 0000 0001<sub>BIN</sub> = 1 Oscillator cycle</li> </ul>
transmitter_low.7				<ul> <li>000 0000 0010<sub>BIN</sub> = 2 Oscillator cycles</li> </ul>
transmitter_low.6				
transmitter_low.5				<ul> <li>111 1111 1111<sub>BIN</sub> = 2047 Oscillator cycles</li> </ul>
transmitter_low.4				
transmitter_low.3				
transmitter_low.2				
transmitter_low 1				
transmitter_low.0				

#### 3.5.10. Transmitter Upper Limit

A digital comparator checks the LC oscillator counter state for the maximum value (see section 3.5.22). If the check fails, the diagnostic flag irstate1.1 (lc\_osc\_freq\_fail) is asserted.

 Table 24.
 Transmitter Upper Limit Register Details

Block	NVM	SRB	SFR
Address	0A <sub>HEX</sub>	2A <sub>HEX</sub>	-
Default value	0000 <sub>HEX</sub>	0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

Bit	Symbol	Default	Туре	Description
transmitter_up.15	ECC	-	-	Parity word for error correction. For the internal use of the
transmitter_up.14				IC.
transmitter_up.13				
transmitter_up.12				
transmitter_up.11	P <sub>DED</sub>	-	-	Parity bit for double-bit error detection.
transmitter_up.10	LC oscillator upper limit	111 1111 1111 <sub>BIN</sub>	R/W	Upper limit for excitation frequency counter:
transmitter_up.9				<ul> <li>000 0000 0000<sub>BIN</sub> = Counter off</li> </ul>
transmitter_up.8				<ul> <li>000 0000 0001<sub>BIN</sub> = 1 oscillator cycle</li> </ul>
transmitter_up.7				<ul> <li>000 0000 0010<sub>BIN</sub> = 2 oscillator cycles</li> </ul>
transmitter_up.6				
transmitter_up.5				<ul> <li>111 1111 1111<sub>BIN</sub> = 2047 oscillator cycles</li> </ul>
transmitter_up.4				
transmitter_up.3				
transmitter_up.2				
transmitter_up 1				
transmitter_up.0				

#### Table 25. Transmitter Upper Limit Register Bit Descriptions

#### 3.5.11. Interrupt Enable 1

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections 3.5.11 and 3.5.12.
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections 3.5.18 and 3.5.19.
- Interrupt State 1/2: they show whether there is a diagnostic event, see sections 3.5.20 and 3.5.21.

For the interrupt handling of the IPS2200, interrupt request sources can be individually enabled or disabled by the corresponding iren1.x flag.

Iren1 is used for VDD upper and lower value diagnostics, SPI and I2C fails, SRB error detection, NVN error detectionsm LC oscillator detection range check and oscillator stuck check.

Table 26. Interrupt Enable 1 Register Details

Block	NVM	SRB	SFR
Address	0B <sub>HEX</sub>	2B <sub>HEX</sub>	-
Default value	0000 <sub>HEX</sub>	0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

#### Table 27. Interrupt Enable 1 Register Bit Descriptions

Bit	Symbol	Default	Туре	Description
iren1.15	ECC	-	-	Parity word for error correction. For the internal use of the IC.
iren1.14				
iren1.13				
iren1.12				
iren1.11	P <sub>DED</sub>	-	-	Parity bit for double-bit error detection.
iren1.10	VDD over-voltage	0 <sub>BIN</sub>	R/W	VDD over-voltage detection:
				<ul> <li>0<sub>BIN</sub> = Over-voltage interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = Over-voltage interrupt enabled</li> </ul>



Bit	Symbol	Default	Туре	Description
iren1.9	VDD under-voltage	0 <sub>BIN</sub>	R/W	VDD under-voltage detection:
				<ul> <li>0<sub>BIN</sub> = VDD under-voltage interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = VDD under-voltage interrupt enabled</li> </ul>
iren1.8	Renesas internal configuration	O <sub>BIN</sub>	R/W	Renesas internal configuration. Do not change the default setting.
iren1.7	data_access_fail	0 <sub>BIN</sub>	R/W	SPI/I2C data access timeout:
				<ul> <li>0<sub>BIN</sub> = Data access fail interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = Data access fail interrupt enabled</li> </ul>
iren1.6	spi_I2C_protocol_fail	O <sub>BIN</sub>	R/W	SPI/I2C interface serial received data fail/data access aborted (for error handling details, see Table 50):
				<ul> <li>0<sub>BIN</sub> = SPI/I2C protocol fail interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = SPI/I2C protocol fail interrupt enabled</li> </ul>
iren1.5	srb_ded	0 <sub>BIN</sub>	R/W	SRB double-bit error detection/SFR test mode register 1/2 parity bit error
				detection:
				<ul> <li>0<sub>BIN</sub> = SRB double bit error interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = SRB double bit error interrupt enabled</li> </ul>
iren1.4	srb_sed	0 <sub>BIN</sub>	R/W	SRB single-bit error detection and correction:
				<ul> <li>0<sub>BIN</sub> = SRB single bit error interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = SRB single bit error interrupt enabled</li> </ul>
iren1.3	nvm_ded	O <sub>BIN</sub>	R/W	NVM double bit error detection:
				<ul> <li>0<sub>BIN</sub> = NVM double bit error interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = NVM double bit error interrupt enabled</li> </ul>
iren1.2	nvm_sed	O <sub>BIN</sub>	R/W	NVM single bit error detection and correction:
				<ul> <li>O<sub>BIN</sub> = NVM single bit error interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = NVM single bit error interrupt enabled</li> </ul>
iren1.1	lc_osc_freq_fail	0 <sub>BIN</sub>	R/W	LC oscillator frequency range check (see registers $07_{HEX}$ , $08_{HEX}$ , $0A_{HEX}$ for the limits):
				<ul> <li>0<sub>BIN</sub> = LC oscillator frequency error interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = LC oscillator frequency error interrupt enabled</li> </ul>
iren1.0	lc_osc_stuck	0 <sub>BIN</sub>	R/W	LC oscillator stuck check:
				<ul> <li>0<sub>BIN</sub> = LC oscillator stuck interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = LC oscillator stuck interrupt enabled</li> </ul>

#### 3.5.12. Interrupt Enable 2

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections 3.5.11 and 3.5.12.
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections 3.5.18 and 3.5.19.
- Interrupt State 1/2: they show whether there is a diagnostic event, see sections 3.5.20 and 3.5.21.

For the interrupt handling of the IPS2200, interrupt request sources can be individually enabled or disabled by the corresponding iren2.x flag.

#### Table 28. Interrupt Enable 2 Register Details

Block	NVM	SRB	SFR
Address	0C <sub>HEX</sub>	2C <sub>HEX</sub>	-
Default value	0000 <sub>HEX</sub>	0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

Table 29.	Interrupt Enable 2 Register Bit Descriptions
-----------	--

Bit	Symbol	Default	Туре	Description
iren2.15	ECC	-	-	Parity word for error correction. For the internal use of the IC.
iren2.14				
iren2.13				
iren2.12				
iren2.11	P <sub>DED</sub>	-	-	Parity bit for double-bit error detection.
iren2.10	vdda_csn_data	0 <sub>BIN</sub>	R/W	VDDA under-voltage or CSN/DATA pin over-voltage:
				O <sub>BIN</sub> = VDDA under-voltage or CSN/DATA over-voltage interrupt disabled
				• 1 <sub>BIN</sub> = VDDA under-voltage or CSN/DATA over-voltage interrupt enabled
iren2.9	low_amplitude	0 <sub>BIN</sub>	R/W	Low amplitude:
				<ul> <li>0<sub>BIN</sub> = Low signal amplitude interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = Low signal amplitude interrupt enabled</li> </ul>
iren2.8	apb_transfer_fail	0 <sub>BIN</sub>	R/W	Internal bus transfer failure. Any write access of a read-only register is
				rejected and flagged by the internal bus control (refer to sys_conf2.6 in
				Table 8).
				<ul> <li>O<sub>BIN</sub> = Internal bus transfer fail interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = Internal bus transfer fail interrupt enabled</li> </ul>
iren2.7	irqn watchdog	0 <sub>BIN</sub>	R/W	Timeout of interrupt watchdog:
				<ul> <li>0<sub>BIN</sub> = Watchdog timeout interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = Watchdog timeout interrupt enabled</li> </ul>
iren2.6	chip_mechancial_failure	0 <sub>BIN</sub>	R/W	Chip mechanical failure:
				<ul> <li>0<sub>BIN</sub> = Chip mechanical failure interrupt disabled</li> </ul>
				<ul> <li>1<sub>BIN</sub> = Chip mechanical failure interrupt enabled</li> </ul>
iren2.5	Renesas internal configuration	0 <sub>BIN</sub>	R	Renesas internal feature. Do not change the default setting.
iren2.4	outbuf_vcm_fail	0 <sub>BIN</sub>	R	VCM voltage level of SINP/N or COSP/N not equal to VDD/2:
				OBIN = Common mode output voltage failure interrupt disabled
				• 1 <sub>BIN</sub> = Common mode output voltage failure interrupt enabled
irenl2.3	outbuf_current_fail	0 <sub>BIN</sub>	R	Output buffer SINP, SINN, COSP, COSN exceeds the limit:
				• 0 <sub>BIN</sub> = Output over-current interrupt disabled
				• 1 <sub>BIN</sub> = Output over-current interrupt enabled
iren2.2	r1r2_coil_short	0 <sub>BIN</sub>	R	Coil short between R1 and R2:
				• 0 <sub>BIN</sub> = Short between receive coils interrupt disabled
				<ul> <li>1<sub>BIN</sub> = Short between receive coils interrupt enabled</li> </ul>
iren2.1	rc2_coil_fail	0 <sub>BIN</sub>	R	Receiver coil 2 short to GND/VDD, or the RX3/RX4 is open:
				OBIN = Receive coil 2 failure interrupt disabled
				• 1 <sub>BIN</sub> = Receive coil 2 failure interrupt enabled
iren2.0	rc1_coil_fail	0 <sub>BIN</sub>	R	Receiver coil 1 short to GND/VDD, or the RX1/RX2 is open:
				• 0 <sub>BIN</sub> = Receive coil 1 fail interrupt disabled
				• 1 <sub>BIN</sub> = Receive coil 1 fail interrupt enabled

#### 3.5.13. IRQN Watchdog 1

The watchdog is sending an interrupt signal periodically for checking whether the overall interrupt system is working correctly.

The interrupt request signaling can be asserted by a 22-bit watchdog timer. The clock driving the watchdog, is the calibrated internal 7MHz clock divided by two (digital clock). The timer pDefault value is defined by the IRQN watchdog LSB and MSB parameters (see register address  $0E_{HEX}$  in Table 33). If the IRQN watchdog LSB parameter is not equal to zero, the timer is set to pDefault and decrement. Once the timer expires (counter state = zero), the interrupt is sent. The watchdog counter automatically pDefault again and decrement independently of the interrupt state. If the default of the IRQN watchdog parameter is set to zero, the restart of the watchdog is disabled.

Table 30	<b>IRON</b> Watchdog 1	Register Details
	intern matchaug i	Register Details

Block	NVM	SRB	SFR
Address	0D <sub>HEX</sub>	2D <sub>HEX</sub>	-
Default value –		0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

Bit	Symbol	Default	Туре	Description
irqn1.15	ECC			Parity word for error correction. For the internal use of the IC.
irqn1.14				
irqn1.13				
irqn1.12				
irqn1.11	P <sub>DED</sub>			Parity bit for double-bit error detection.
irqn1.10	IRQN watchdog LSB	000 0000 0000 <sub>BIN</sub>	R/W	LSB of interrupt request watchdog timer.
irqn1.9				
irqn1.8				
irqn1.7				
irqn1.6				
irqn1.5				
irqn1.4				
irqn1.3				
irqn1.2				
irqn1.1				
irqn1.0				

#### Table 31. IRQN Watchdog 1 Register Bit Descriptions

#### 3.5.14. IRQN Watchdog 2

The watchdog is sending an interrupt signal periodically for checking whether the overall interrupt system is working correctly.

The interrupt request signaling can be asserted by a 22-bit watchdog timer. The clock driving the watchdog, is the calibrated internal 7MHz clock divided by two (digital clock). The timer pDefault value is defined by the IRQN watchdog LSB and MSB parameters (see register address 0D<sub>HEX</sub> in Table 31). Once the timer expires (counter state = zero), the interrupt is sent. The watchdog counter automatically pDefault again and decrement independently of the interrupt state. If the default of the IRQN watchdog parameter is set to zero, the restart of the watchdog is disabled.

#### Table 32. IRQN Watchdog 2 Register Details

Block NVM		SRB	SFR
Address	0E <sub>HEX</sub>	2E <sub>HEX</sub>	1
Default value –		0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

#### Table 33. IRQN Watchdog 2 Register Bit Descriptions

Symbol	Default	Туре	Description
ECC			Parity word for error correction. For the internal use of the IC.
DED			Parity bit for double-bit error detection.
RQN watchdog MSB	000 0000 0000 <sub>BIN</sub>	R/W	MSB of interrupt request watchdog timer.
	Symbol CC DED QN watchdog MSB	Symbol     Default       CC	Symbol     Default     Type       CC     Image: CC     Image: CC       DED     Image: CC     Image: CC       QN watchdog MSB     000 0000 0000 <sub>BIN</sub> R/W

#### 3.5.15. R1 Fine Gain

Production tolerances, non-idealities in the coil design and mechanical setup could generate a mismatch between the two output signal amplitudes.

To minimize this difference between the R1 and R2 signal amplitudes, the integrator gain can be modified by bit configuration. The bit configuration is linked with the tuning of the capacitive component of the integrator.

Table 34.	R1 Fine Gain Register Details
-----------	-------------------------------

Block	NVM	SRB	SFR
Address	12 <sub>HEX</sub>	32 <sub>HEX</sub>	-
Default value	0000 <sub>HEX</sub>	0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	-

 Table 35.
 R1 Fine Gain Register Bit Definitions

Bit	Symbol	Default	Туре	Description
r1_fine_gain.15	ECC	-	-	Parity word for error correction. For the internal use of
r1_fine_gain.14				the IC.
r1_fine_gain.13				
r1_fine_gain.12				
r1_fine_gain.11	P <sub>DED</sub>	-	-	Parity bit for double bit error detection.
r1_fine_gain.10	-	-	-	Not used, read as 0.
r1_fine_gain.9	-	-	-	Not used, read as 0.
r1_fine_gain.8	-	-	-	Not used, read as 0.
r1_fine_gain.7	-	-	-	Not used; read as 0.
r1_fine_gain.6	R1 gain correction	000 0000 <sub>BIN</sub>	R/W	R1 channel swapping amplitude mismatch correction:
r1_fine_gain.5				0x00 - no correction
r1_fine_gain.4				• 0x01 - 0.09%
r1_fine_gain.3				• 0x02 - 0.18%
r1_fine_gain.2				• 0x03 - 0.27%
r1_fine_gain 1				
r1_fine_gain.0				• 0x7E - 10.91%
				• 0x7F - 11.00%
				Overall range is 11%, step is 0.09%

#### 3.5.16. R2 Fine Gain

The difference between the amplitudes of the two input signals (R1 and R2) are generated from:

- the amplifiers have different characteristics due to production tolerance
- · coils design and the non-uniformity of the EMF

To minimize this difference between the R1 and R2, the integrator gain is modified by bit configuration. The bit configuration is linked with the tuning of the capacitive component of the integrator.

#### Table 36. R2 Fine Gain Register Details

Block	NVM	SRB	SFR
Address	13 <sub>HEX</sub>	33 <sub>HEX</sub>	_
Default value	0000 <sub>HEX</sub>	0000 <sub>HEX</sub>	-
Access	READ/WRITE	READ/WRITE	_

#### Table 37. R2 Fine Gain Register Bit Definitions

Bit	Symbol	Default	Туре	Description
r2_fine_gain.15	ECC	-	-	Parity word for error correction. For the internal use of
r2_fine_gain.14				the IC.
r2_fine_gain.13				
r2_fine_gain.12				
r2_fine_gain.11	P <sub>DED</sub>	-	-	Parity bit for double bit error detection.
r2_fine_gain.10	-	-	-	Not used, read as 0
r2_fine_gain.9	-	-	-	Not used, read as 0

Bit	Symbol	Default	Туре	Description
r2_fine_gain.8	-	-	-	Not used, read as 0
r2_fine_gain.7	_	-	-	Not used; read as 0.
r2_fine_gain.6 r2_fine_gain.5	R2 gain correction	000 0000 <sub>BIN</sub>	R/W	R2 Channel swapping amplitude mismatch correction: • 0x00 - no correction
r2_fine_gain.4				• 0x01 - 0.09%
r2_fine_gain.3 r2_fine_gain.2				<ul> <li>0x02 - 0.18%</li> <li>0x03 - 0.27%</li> </ul>
r2_fine_gain 1				
r2_fine_gain.0				• 0x7E - 10.91%
				• 0x7F - 11.00%
				Overall range is 11%, step is 0.09%

#### 3.5.17. Product Identification

**Important:** Registers at NVM address 19<sub>HEX</sub> to 1F<sub>HEX</sub> are for Renesas internal product identification, and have readonly access.

#### 3.5.18. Interrupt Clear 1

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections 3.5.11 and 3.5.12.
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections 3.5.18 and 3.5.19.
- Interrupt State 1/2: they show whether there is a diagnostic event, see sections 3.5.20 and 3.5.21.

For the interrupt handling of the module, all interrupt status bits can be individually cleared by the corresponding ircl1.x bits.

#### Table 38.Interrupt Clear 1 Register Details

Block	NVM	SRB	SFR
Address	-	-	34 <sub>HEX</sub>
Default value	-	-	-
Access	-	-	Write-only; read as '0.'

Table 39. Interrupt Clear 1 Register Bit Definitions

Bit	Symbol	Default	Туре	Description
ircl1.15	-	-	-	Not used.
ircl1.14	-	-	-	Not used.
ircl1.13	-	-	_	Not used.
ircl1.12	-	-	-	Not used.
ircl1.11	-	-	-	Not used.
ircl1.10	Over-voltage	O <sub>BIN</sub>	W	Over-voltage detection:
				• $0_{BIN} = No$ action
				• 1 <sub>BIN</sub> = Default irstate1.10
ircl1.9	Under-voltage	0 <sub>BIN</sub>	W	Under-voltage detection:
				• $0_{BIN} = No$ action
				<ul> <li>1<sub>BIN</sub> = Default irstate1.9</li> </ul>
ircl1.8	Renesas internal configuration	O <sub>BIN</sub>	W	Renesas internal feature. Do not change the default
				setting.



Bit	Symbol	Default	Туре	Description
ircl1.7	data_access_fail	0 <sub>BIN</sub>	W	SPI/I2C data access timeout:
				• 0 <sub>BIN</sub> = No action
				• 1 <sub>BIN</sub> = Default irstate1.7
ircl1.6	spi_I2C_protocol_fail	O <sub>BIN</sub>	W	SPI/I2C interface serial received data fail/data access
				aborted (for error handling details, see Table 50):
				• $0_{BIN} = No$ action
				• 1 <sub>BIN</sub> = Default irstate1.6
ircl1.5	srb_ded	0 <sub>BIN</sub>	W	SRB double-bit error detection/SFR test mode register
				1/2 parity bit error detection:
				• 0 <sub>BIN</sub> = No action
				• 1 <sub>BIN</sub> = Default irstate1.5
ircl1.4	srb_sed	O <sub>BIN</sub>	W	SRB single-bit error detection and correction:
				• $0_{BIN} = No$ action
				• 1 <sub>BIN</sub> = Default irstate1.4
ircl1.3	nvm_ded	0 <sub>BIN</sub>	W	NVM double-bit error detection:
				• 0 <sub>BIN</sub> = No action
				• 1 <sub>BIN</sub> = Default irstate1.3
ircl1.2	nvm_sed	O <sub>BIN</sub>	W	NVM single-bit error detection and correction:
				• 0 <sub>BIN</sub> = No action
				• 1 <sub>BIN</sub> = Default irstate1.2
ircl1.1	lc_osc_freq_fail	0 <sub>BIN</sub>	W	LC oscillator frequency range check (see registers 07 <sub>HEX</sub> ,
				08 <sub>HEX</sub> , 0A <sub>HEX</sub> for the limits):
				• 0 <sub>BIN</sub> = No action
				• 1 <sub>BIN</sub> = Default irstate1.1
ircl1.0	lc_osc_stuck	O <sub>BIN</sub>	W	LC oscillator stuck check:
				• $0_{BIN} = No$ action
				• 1 <sub>BIN</sub> = Default irstate1.0

#### 3.5.19. Interrupt Clear 2

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections 3.5.11 and 3.5.12.
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections 3.5.18 and 3.5.19.
- Interrupt State 1/2: they show whether there is a diagnostic event, see sections 3.5.20 and 3.5.21.

For the interrupt handling of the module, all interrupt status bits can be individually cleared by the corresponding ircl2.x bits.

#### Table 40. Interrupt Clear 2 Register Details

Block	NVM	SRB	SFR
Address	-	-	35 <sub>HEX</sub>
Default value	-	-	-
Access	-	-	Write-only; read as '0.'

#### Table 41. Interrupt Clear 2 Register Bit Definitions

Bit	Symbol	Default	Туре	Description
ircl2.15	-	-	_	Not used; read as 0.
ircl2.14	—	-	-	Not used; read as 0.

### **IPS2200 Programming Guide**

Bit	Symbol	Default	Туре	Description
ircl2.13	_	_	-	Not used; read as 0.
ircl2.12	_	_	-	Not used; read as 0.
ircl2.11	_	-	-	Not used; read as 0.
ircl2.10	vdda_csn_data	0 <sub>BIN</sub>	R	VDDA under-voltage or CSN/DATA pin over-voltage:
				• 0 <sub>BIN</sub> = No action
				• 1 <sub>BIN</sub> = Default irstate2.10
ircl2.9	low_amplitude	0 <sub>BIN</sub>	R	Low amplitude:
				• $0_{BIN} = No$ action
				• 1 <sub>BIN</sub> = Default irstate2.9
ircl2.8	apb_transfer_fail	0 <sub>BIN</sub>	R	Internal bus transfer failure. Any write access of a read-
				only register is rejected and flagged by the internal bus
				control (see sys_conf2.6).
				• $O_{BIN} = No$ action
				• 1 <sub>BIN</sub> = Default irstate2.8
ircl2.7	irqn watchdog	0 <sub>BIN</sub>	R	Timeout of interrupt watchdog:
				• 0 <sub>BIN</sub> = No action
				• 1 <sub>BIN</sub> = Default irstate2.7
ircl2.6	chip_mechancial_failure	0 <sub>BIN</sub>	R	Chip mechanical failure:
				• 0 <sub>BIN</sub> = No action
				• 1 <sub>BIN</sub> = Default irstate2.6
ircl2.5	Renesas internal configuration	0 <sub>BIN</sub>	R	Renesas internal feature. Do not change the default
				setting.
ircl2.4	outbuf_vcm_fail	0 <sub>BIN</sub>	R	VCM voltage level of SINP/N or COSP/N not equal to VDD/2 <sup>-</sup>
				• O <sub>BIN</sub> = No action
				<ul> <li>1<sub>BIN</sub> = Default irstate2.4</li> </ul>
ircl2.3	outbuf current fail	ORIN	R	Output buffer SINP, SINN, COSP, COSN exceeds the
		- Bill		limit:
				• $0_{BIN} = No$ action
				• 1 <sub>BIN</sub> = Default irstate2.3
ircl2.2	r1r2_coil_short	0 <sub>BIN</sub>	R	Coil short between R1 and R2
				• 0 <sub>BIN</sub> = No action
				• 1 <sub>BIN</sub> = Default irstate2.2
irol2.1	ro2 poil fail	0 <sub>BIN</sub>	R	Receiver coil 2 short to GND/VDD, or the RX3/RX4 is
		Dirt		open:
				• $0_{BIN} = No$ action
				• 1 <sub>BIN</sub> = Default irstate2.1
irel2.0	ro1 coil fail	0 <sub>BIN</sub>	R	Receiver coil 1 short to GND/VDD, or the RX1/RX2 is
				open:
				• 0 <sub>BIN</sub> = No action
				• 1 <sub>BIN</sub> = Default irstate2.0

#### 3.5.20. Interrupt State 1

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections 3.5.11 and 3.5.12.
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections 3.5.18 and 3.5.19.
- Interrupt State 1/2: they show whether there is a diagnostic event, see sections 3.5.20 and 3.5.21.

#### Table 42. Interrupt State 1 Register Details

Block	NVM	SRB	SFR
Address	-	-	36 <sub>HEX</sub>
Default value	-	-	-
Access	-	-	Read -only

Table 43.	Interrupt	State 1	Register	<b>Bit Definitions</b>

Bit	Symbol	Default	Туре	Description
irstate1.15	-	-	-	Not used; read as 0.
irstate1.14	-	-	-	Not used; read as 0.
irstate1.13	-	-	-	Not used; read as 0.
irstate1.12	-	-	-	Not used; read as 0.
irstate1.11	_	-	-	Not used; read as 0.
irstate1.10	Over-voltage	0 <sub>BIN</sub>	R	Over-voltage detection:
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate1.9	Under-voltage	O <sub>BIN</sub>	R	Under-voltage detection:
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate1.8	Renesas internal	0 <sub>BIN</sub>	R	Renesas internal feature. Do not change the default setting.
irstate1.7	data_access_fail	0 <sub>BIN</sub>	R	SPI/I2C data access timeout:
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate1.6	spi_I2C_protocol_fail	O <sub>BIN</sub>	R	SPI/I2C interface serial received a data fail/data access
				aborted (for error handling details, see Table 50):
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate1.5	srb_sfr_ded	0 <sub>BIN</sub>	R	SRB double-bit error detection/SFR test mode register 1/2
				parity bit error detection:
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate1.4	srb_sed	0 <sub>BIN</sub>	R	SRB single bit error detection and correction:
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate1.3	nvm_ded	0 <sub>BIN</sub>	R	NVM double-bit error detection:
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate1.2	nvm_sed	0 <sub>BIN</sub>	R	NVM single-bit error detection and correction:
				• O <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>

Bit	Symbol	Default	Туре	Description
irstate1.1	lc_osc_freq_fail	0 <sub>BIN</sub>	R	LC oscillator frequency range check (see registers 07 <sub>HEX</sub> , 08 <sub>HEX</sub> , 0A <sub>HEX</sub> for the limits): • 0 <sub>BIN</sub> = Idle
irstate1.0	lc_osc_stuck	O <sub>BIN</sub>	R	LC oscillator stuck check:
				<ul> <li>0<sub>BIN</sub> = Idle</li> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>

#### 3.5.21. Interrupt State 2

The interrupt function of IPS2200 is divided into static or dynamic events. The static event is considered when the diagnostics is latched until POR, while the dynamic event is active only during the presence of the diagnostics. In the present of the dynamic event, choose either of the following options:

- Use a microcontroller to clear the register. The benefit of this method is to understand the process causing the interrupt and the type of diagnostics causing the error.
- Use self-clear form the IC by setting: Addr: 0x03 bit [10] intr\_volatile\_mode.

The following six registers describe the diagnostics and the error causing the interrupt:

- Interrupt Enable 1/2: they control the Interrupt pin of the IC, see sections 3.5.11 and 3.5.12.
- Interrupt Clear 1/2: they are used by the microcontroller to clear the event and to check the type of the diagnostics, see sections 3.5.18 and 3.5.19.

• Interrupt State 1/2: they show whether there is a diagnostic event, see sections 3.5.20 and 3.5.21.

#### Table 44. Interrupt State 2 Register Details

Block	NVM	SRB	SFR
Address	-	-	37 <sub>HEX</sub>
Default value	-	-	-
Access	-	-	Read-only

Table 45.	Interrupt State 2 Register Bit Definitions
-----------	--

Bit	Symbol	Default	Туре	Description
irstate2.15	-	-	-	Not used; read as 0.
irstate2.14	_	-	-	Not used; read as 0.
irstate2.13	-	-	-	Not used; read as 0.
irstate2.12	-	-	-	Not used; read as 0.
irstate2.11	—	-	-	Not used; read as 0.
irstate2.10	vdda_csn_data	0 <sub>BIN</sub>	R	VDDA under-voltage or CSN/DATA pin over-voltage:
				• O <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate2.9	low_amplitude	0 <sub>BIN</sub>	R	Low amplitude:
				• O <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate2.8	apb_transfer_fail	O <sub>BIN</sub>	R	Internal bus transfer failure. Any write access of read-only register is rejected and flagged by the internal bus control
				$0_{\text{DW}} =  \mathbf{d} \mathbf{e}$
iratata 2.7	iran watabdaa	0	Р	Timeout of interrupt wetchdog:
IISIdlez.1	light watchdog	UBIN	ĸ	
				• OBIN = Interrupt request
			_	• $T_{BIN} = Interrupt request$
irstate2.6	chip_mechancial_failure	O <sub>BIN</sub>	ĸ	Chip mechanical failure (enable check; see test2.11):
				• O <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate2.5	Renesas internal configuration	0 <sub>BIN</sub>	R	Renesas internal feature. Do not change the default
				setting.



Bit	Symbol	Default	Туре	Description
irstate2.4	outbuf_vcm_fail	0 <sub>BIN</sub>	R	VCM voltage level of SIN/SINN or COS/COSN is not
				equal VDD/2:
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate2.3	outbuf_current_fail	0 <sub>BIN</sub>	R	Output buffer SIN, SINN, COS, COSN exceeds the limit:
				• 0 <sub>BIN</sub> = Idle
				• 1 <sub>BIN</sub> = Interrupt request
irstate2.2	r1r2_coil_short	0 <sub>BIN</sub>	R	Coil short between R1 and R2 coils:
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate2.1	rc2_coil_fail	0 <sub>BIN</sub>	R	Receiver coil 2 short to GND/VDD, or the RX3/RX4 is
				open:
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>
irstate2.0	rc1_coil_fail	0 <sub>BIN</sub>	R	Receiver coil 1 short to GND/VDD, or the RX1/RX2 is
				open:
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Interrupt request</li> </ul>

#### 3.5.22. Transmitter Counter State

The transmitter counter is driven by the transmitter clock and gated/enabled by the transmitter time base counter state, see section 3.5.8. The relation between these two counters allows calculating the excitation time period/frequency:

texc = (TimeBaseCntr / TransmitterCntr) × tosc\_dig

Where:

TimeBaseCntr = Transmitter frequency time base, address 08HEX, SRB 28HEX

TransmitterCntr = SFR 38<sub>HEX</sub> (this register)

tosc\_dig = Digital clock period

The internal oscillator is trimmed to 7MHz (142.86ns) and divided by 2: tosc\_dig = 285.72ns.

To read the  $T_X$  frequency, do set the following:

• Write timebase 350DEC into 0x0028.

• Read 0x0038 Transmitter Counter state, for example 416DEC means 4.16Mhz.

Table 46.

#### 6. Transmitter Counter State Register Details

Block	NVM	SRB	SFR
Address	-	-	38 <sub>HEX</sub>
Default value	-	-	0000 <sub>HEX</sub>
Access	-	-	Read-only

Table 47. Transmitter Counter State Register Bit Definitions

Bit	Symbol	Default	Туре	Description
transmitter_cntr.15	-	-	-	Not used; read as 0.
transmitter_cntr.14	-	-	-	Not used; read as 0.
transmitter_cntr.13	-	-	-	Not used; read as 0.
transmitter_cntr.12	-	-	-	Not used; read as 0.
transmitter_cntr.11	-	-	-	Not used; read as 0.

Bit	Symbol	Default	Туре	Description
transmitter_cntr.10	LC oscillator counter state	000 0000 0000 <sub>BIN</sub>	R	Excitation frequency counter:
transmitter_cntr.9				<ul> <li>000 0000 0000<sub>BIN</sub> = 0 excitation cycle</li> </ul>
transmitter_cntr.8				<ul> <li>000 0000 0001<sub>BIN</sub> = 1 excitation cycle</li> </ul>
transmitter_cntr.7				<ul> <li>000 0000 0010<sub>BIN</sub> = 2 excitation cycles</li> </ul>
transmitter_cntr.6				
transmitter_cntr.5				<ul> <li>111 1111 1111<sub>BIN</sub> = 2047 excitation cycles</li> </ul>
transmitter_cntr.4				
transmitter_cntr.3				
transmitter_cntr.2				
transmitter_cntr.1				
transmitter_cntr.0				

#### 3.5.23. NVM ECC Fail State

The NVM 11-bit data word is protected by a 5-bit Hamming code. If a single-bit error occurs by reading the NVM addressed word, a single-bit error correction is done and flagged by the SEC diagnostic. If a double-bit error occurs, a DED diagnostic flag is asserted. If an SEC or DED assertion occurs, the parity protection bits and the corresponding word address of the last failed read is stored in the status register and can be monitored for NVM failure analysis.

#### Table 48. NVM ECC Status Register Details

Block	NVM	SRB	SFR		
Address	-	-	3A <sub>HEX</sub>		
Default value	-	-	0000 <sub>HEX</sub>		
Access	-	-	Read-only		

Table 49.	<b>NVM ECC Status</b>	<b>Register Bit Definitions</b>
		nogiotor Bit Borningiono

Bit	Symbol	Default	Туре	Description
test1.15	_	-	-	Not used; read as 0.
test1.14	-	-	-	Not used; read as 0.
test1.13	-	-	-	Not used; read as 0.
test1.12	-	-	-	Not used; read as 0.
test1.11	-	-	-	Not used; read as 0.
test1.10	DED flag	0 <sub>BIN</sub>	R	Double-bit error detection flag:
				• 0 <sub>BIN</sub> = Idle
				• 1 <sub>BIN</sub> = Asserted
test1.9	SEC flag	0 <sub>BIN</sub>	R	Single-bit error correction flag:
				• 0 <sub>BIN</sub> = Idle
				<ul> <li>1<sub>BIN</sub> = Asserted</li> </ul>
test1.8	SEC_ID8	0 <sub>BIN</sub>	R	Renesas internal use.
test1.7	SEC_ID4	0 <sub>BIN</sub>	R	Renesas internal use.
test1.6	SEC_ID2	O <sub>BIN</sub>	R	Renesas internal use.
test1.5	SEC_ID1	0 <sub>BIN</sub>	R	Renesas internal use.
test1.4	NVM address	0 0000 <sub>BIN</sub>	R	NVM address with SEC or DED detection.
test1.3				
test1.2				
test1.1				
test1.0				

#### 3.5.24. SFR Internal Registers

SFR registers 3B<sub>HEX</sub> to 3F<sub>HEX</sub> are for Renesas internal use only and they are read by SPI/I2C as 0.

## 4. Programming Interfaces

In order to program the device and to enable fast diagnostics without interrupting the analog high speed signal path, an additional digital serial interface is available.

The IPS2200 offers four modes of digital communication for the diagnostics and programming interface:

- I2C interface with address select (default setting)
- I2C interface with interrupt (programming option)
- Half duplex SPI interface with interrupt (programming option)
- · Half duplex SPI interface (programming option)

### 4.1 Half-Duplex SPI Interface

This is a standard bi-directional, half-duplex SPI interface. The SPI slave module is activated by the SPI 3-wire master, which initiates the transaction by pulling the chip-select pin low (CSN\_IRQN, pin 1). A serial clock (SCK\_SCL, pin 15), is driven by the master. The Serial Data In/Out line (SIO\_SDA, pin 16) is a bidirectional data line between master and slave. In a typical scenario, the master transmits a command with a specified length of 8-bit over the SIO line. If it is a write command, the master keeps transmitting data over the same line. If the first bits were a READ command, the slave transmits a fixed length of data over the SIO line to the master.

Note: In the following figures, for IPS2200 pins that have dual functions, the function that is active is shown in **bold** font.



Figure 4.

Half Duplex 3-3 Wire SPI Interface

A master can communicate with multiple slaves. Each slave device has an independent CSN line but shares the SCL and SIO lines with all slaves. A slave is only addressed when the corresponding CSN pin is pulled low.



Figure 5. Half Duplex 3-3 Wire SPI Multi-slave Interface

The SPI interface has four modes of operation, based on two parameters:

- Clock polarity (CPOL)
- Clock phase (CPHA)

Master and slave must use the same mode to communicate articulately. If CPOL is zero, then SCK is normally low, and the first clock edge is a rising edge. If CPOL is one, SCL is normally high, and the first clock edge is a falling edge. CPHA defines the data alignment. If CPHA is zero then the first data bit is written on the CSN falling edge and read on the first SCK edge. If CPHA is one, data is written on the first edge and read on the second SCK edge.

Another programming option for SPI mode is the order at which the data is received:

- MSB first, LSB last
- LSB first, MSB last





#### 4.1.1. Interfacing the IPS2200 with a 4-Wire SPI Master

The IPS2200, using a 3-wire bi-directional half-duplex SPI interface, can be connected to a 4-wire SPI master by connecting the MOSI (master out, slave in) output to the MISO (master in, slave out) with a series resistor as shown in Figure 7. In this mode, the master must ensure that the MOSI output stays high while the MISO input is receiving data from the IPS2200 slave.



Figure 7. Half Duplex 3-4 Wire SPI Interface

All data transfers are framed by the CSN signal, which must be active low for any data transfer to occur. The beginning of each data transfer is defined by a high to low transition on the CSN signal. The first 8-bits sent after CSN is pulled low by the master comprise the Address/Command byte, which tells the slave device if the data transfer is a READ or a WRITE cycle and which register will be read from or written to; see Figure 8.

#### 4.1.2. Bit Error Checks

Bit 7 of the first byte in the data frame defines the data integrity check.

If the SPI data integrity check is activated, the MSB (A7) is the even parity bit (P) of the Address/Command byte. If the parity check fails, the data bits of the write access is disabled and the diagnostic flag "protocol\_integrity\_fail" is asserted.

For data transfers without the bit error check, the MSB (A7) must be set to A7= logic '1'. If it is zero, WRITE access to the memory is disabled and the diagnostic flag "protocol\_integrity\_fail" is asserted.

If a READ access fails, the SIO line is pulled low for the complete access frame and the diagnostic flag "protocol\_integrity\_fail" is asserted.

A6 defines the memory area (NVM or register). A5 to A1 specify the designated address space, and the LSB (A0) specifies the direction of the subsequent 2 bytes:

- A0 = logic '0' = WRITE operation = data input
- A0 = logic '1' = READ operation = data output



Figure 8. SPI 3-Wire Address/Command Byte

Figure 8, Figure 9, and Figure 10 show the SPI operation mode CPOL= '0', CPHA= '0' and DODR= '0' (MSB first).





SPI Single Word Read



Figure 10. SPI Single Word Write

#### 4.1.3. Burst READ Operation

In a burst READ operation, multiple consecutive registers or memory cells can be read in a single READ operation. The Address/Command byte is considered as the start-address, and by keeping CSN low, several successive 16-bit words of data are read. Data in consecutive addresses beginning with the starting address are read as long as CSN is low and SCK continues clocking. If the master sends more clocks than the number required for a specific burst location, the address burst counter rolls over and data from the original starting burst address is repeated

Note: A READ operation from a write-only register results in reading logic 0's.



#### 4.1.4. Burst WRITE Operation

Similar to a burst READ operation, it is also possible to write data to consecutive addresses of registers. For a burst WRITE operation, a distinctive Address/Command byte is written by the master (A6 = '1') indicating a WRITE operation to a shadow register or a special function register. The register address range is written to consecutive addresses beginning at the starting address, as long as CSN is low and SCK continues clocking. If the master sends more clocks than the number required for a specific burst location, the address burst counter wraps around, and writing data to the original starting burst address is repeated.

Note that due to the requirements for a minimum programming time, burst WRITE operations to NVM memory are not possible. If the master attempts a burst WRITE to a NVM memory location, only the first memory address will be programmed, and the consecutive WRITE addresses is not programmed.

Each data word has a length of 16-bit. If fewer than 16 bits of the last data word are written before CSN goes inactive (high), the data is ignored (no WRITE action).

Note: Data written into read-only registers is ignored.



Figure 12. SPI Burst WRITE

### 4.2 SPI Data Word Definition

Each SPI data word has 16 bits. The first 5 bits are used for error code correction, and the remaining 11 bits are used for data.

The SPI data transfer is byte-oriented with an Address/Command byte, and each word with a size of two bytes.

The 16-bit data word has the following field structure:

- D15 to D5 <CmdData> Memory Information
- D4 to D0 <Reserved> (Always all 1's)

The <Reserved> field is checked for all 1's, and if the check fails, the <CmdData> field is not written to the addressed memory space (no WRITE action) and the diagnostic flag "protocol\_integrity\_fail" is asserted.

#### 4.2.1. SPI Data Integrity Check

The Data Integrity Check is an extension of the SPI protocol for fail-safe communication between SPI master and slave device.

This check is activated by setting the NVM parameter "Protocol Integrity Check" = 1.

The SPI slave supports an even-parity check of the Address/Command byte and a 3-bit CRC validation of the 16-bit data word. If these checks fail, the diagnostic status "protocol\_integrity\_fail" is asserted.

The 3-bit CRC field is used to detect the presence of errors in the transmission of each 16-bit data word. If the transferred data does not pass CRC verification, no write action takes place by the slave.

The polynomial used to calculate the 3-bit CRC is:

CRC(x) = x3 + x1 + x0

The Slave transmitter uses the CRC-3 polynomial on the first 13 bits (D15 to D3) and makes a 3-bit augmentation of 000<sub>BIN</sub> to 16-bit.

- D15 to D5 <CmdData> Memory Information
- D4 to D3 <Reserved> (Always all 1's =  $11_{BIN}$ )
- D2 to D0 000BIN

The CRC is generated from the data structure above and replaces the lower 3 bits (D2 to D0):

The transmitted data structure is

- D15 to D5 <CmdData> Memory Information
- D4 to D3 <Reserved> (Always all 1's =  $11_{BIN}$ )
- D2 to D0 <CRC>

The receiver then takes the entire 16-bit data word, including the CRC itself, and uses the same polynomial to confirm integrity of the data by verifying the CRC.

The CRC checksum for SPI belongs to the group of cyclic binary codes. The characteristic of cyclic binary code is that each control bit can be considered as a parity bit of a certain group of message bits, which depends on the generator polynomial.

It follows for the control bit calculation (transmitter):

 $D_2 = XOR (D_{13}, D_{12}, D_{11}, D_9, D_6, D_5, D_4)$ 

 $D_1 = XOR (D_{15}, D_{12}, D_{11}, D_{10}, D_8, D_5, D_4, D_3)$ 

 $D_0 = XOR \ (D_{14}, \ D_{13}, \ D_{12}, \ D_{10}, \ D_7, \ D_6, \ D_5, \ D_3)$ 

It follows for the CRC verification (receiver):

XOR (D<sub>13</sub>, D<sub>12</sub>, D<sub>11</sub>, D<sub>9</sub>, D<sub>6</sub>, D<sub>5</sub>, D<sub>4</sub>, D<sub>2</sub>) = 0

XOR ( $D_{15}$ ,  $D_{12}$ ,  $D_{11}$ ,  $D_{10}$ ,  $D_8$ ,  $D_5$ ,  $D_4$ ,  $D_3$ ,  $D_1$ ) = 0

XOR ( $D_{14}$ ,  $D_{13}$ ,  $D_{12}$ ,  $D_{10}$ ,  $D_7$ ,  $D_6$ ,  $D_5$ ,  $D_3$ ,  $D_0$ ) = 0

#### Table 50. SPI Address / Command Byte Integrity Check

Protocol Integrity Check	A7	A6 to A1	A0	Diagnostic	Description
O <sub>BIN</sub>	O <sub>BIN</sub>	XXXXXX <sub>BIN</sub>	0 <sub>BIN</sub>	Asserted	No write action
O <sub>BIN</sub>	O <sub>BIN</sub>	XXXXXX <sub>BIN</sub>	1 <sub>BIN</sub>	Idle	Read action
O <sub>BIN</sub>	1 <sub>BIN</sub>	XXXXXX <sub>BIN</sub>	0 <sub>BIN</sub>	Idle	Write action
O <sub>BIN</sub>	1 <sub>BIN</sub>	XXXXXX <sub>BIN</sub>	1 <sub>BIN</sub>	Idle	Read action
1 <sub>BIN</sub>	P <sub>pass</sub>	XXXXXX <sub>BIN</sub>	0 <sub>BIN</sub>	Idle	Parity check pass, write action
1 <sub>BIN</sub>	P <sub>pass</sub>	XXXXXX <sub>BIN</sub>	1 <sub>BIN</sub>	Idle	Parity check pass, read action
1 <sub>BIN</sub>	P <sub>fail</sub>	XXXXXX <sub>BIN</sub>	0 <sub>BIN</sub>	Asserted	Parity check fail, no action
1 <sub>BIN</sub>	P <sub>fail</sub>	XXXXXX <sub>BIN</sub>	1 <sub>BIN</sub>	Asserted	Parity check fail, no action
					Read I/O word = 0x0000

## 4.3 Half-Duplex SPI Interface with Interrupt (Programming Option)

This is a standard bi-directional SPI interface with an additional interrupt output function at the CSN input.

In addition to the standard half-duplex data transmission described in section 4.1, this mode allows an additional fast diagnostic alarm interrupt signaling from the IPS2200 sensor IC via the chip select line (CSN\_IRQN):

- In normal operation, when no data is being transmitted, the CSN\_IRQN line is high.
- Data transfer is initiated from the SPI master (MCU) by pulling the CSN\_IRQN line low.
  - As soon as the MCU has pulled CSN\_IRQN low, the SPI slave (sensor IC) is selected and ready to transmit and receive data.
  - $_{\circ}\;$  During data transmission, the CSN\_IRQN pin of the sensor IC is a logic input.
  - $_{\circ}~$  When data transfer is completed the SPI master returns CSN\_IRQN to the high level.
  - In this state, when no data is transmitted, the MCU port (CSN\_IRQN) switches to digital input and enables the pin as an active low interrupt output; see Figure 15.
- The open drain output on the CSN\_IRQN has a built-in current limiter (current source) and an external pull-up resistor to avoid damage to the pin in the event of a data collision of two outputs (if the CSN\_IRQN output is driven by the MCU = high and at the same time IRQN is driven by the SPI slave = low).
- In the alarm state, CSN\_IRQN stays low until the first rising edge of the clock signal SCK at the beginning of a data transmission occurs on pin SCK\_SCL. The IPS2200 deactivates the alarm state to allow detection of a CSN low signal from the controller. If CSN\_IRQN goes high, incoming data on pin DIO is ignored, and the alarm on CSN\_IRQN is activated again on the next falling edge of the SCK signal. If CSN\_IRQN stays low when the alarm mode is turned off, the slave is selected and incoming data is acquired.



Figure 14. Half Duplex SPI IRQN Diagnostic Detection – End of the Frame



Figure 15.

e 15.

Half Duplex 3-3 Wire SPI Interface with Interrupt

On the MCU side, the chip select output and interrupt are usually separate pins. In this case, the two pins can be tied together and connected to the CSN\_IRQN pin of the IPS2200.

The MCU software must ensure that a normal READ/WRITE operation, where CSN\_IRQN is pulled low, does not generate an interrupt (disable IRQN before a normal READ/WRITE operation; enable IRQN after completion of a READ/WRITE operation).



Figure 16. Half Duplex 3-3 Wire SPI Interface with CSN\_IRQN and IRQN Separated at MCU

### 4.4 I2C Interface

The default interface is standard I2C with pin 1 (CSn\_IRQN) configured as address input. The I2C address is programmable, the default I2C slave address is 24dec (18hex) if address in is 'high' and 16dec (10 hex) if the address pin is 'low'. In addition, a third pin (#1) allows either an I2C address selection (SEL) or is configured as interrupt output (IRQN). The IPS2200 is configured as I2C slave, several slaves may be connected in parallel on the I2C bus.

Two wires, serial data (SIO\_SDA, pin 16) and serial clock (SCK\_SCL, pin 15), carry information between the devices connected to the bus. Both SDA and SCL are bi-directional lines, connected to the positive supply voltage VDD via an external pull-up resistor. When the bus is free, both lines are high. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function.

An external master (host controller) initiates a transfer, generates clock signals, and terminates a transfer. The implementation supports the I2C slave function, which is addressed by the master and supports the I2C bus specification version 2.1.

The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can only change when the clock signal on the SCL line is low.



In the procedures for the I2C bus, the START condition (S) is defined as a high to low transition on the SDA line while SCL is high and a STOP condition (P) is defined as a low to high transition on the SDA line while SCL is high, see Figure 18.

START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again after the STOP condition.





If a repeated START (Sr) is generated instead of a STOP condition, the bus stays busy. In this respect, the START and repeated START conditions are functionally identical.

Every transfer block on the SDA line must have a length of 1 byte (8 bits). The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an acknowledge bit by the I2C master (see Figure 19). Data is transferred with the most significant bit (MSB) first.

Data Output by Transmitter Data Output by Receiver SCL from Master S 1 2C Acknowledge Signal State

Data transfer with an acknowledgement is mandatory.

#### 4.4.1. I2C Data Format

The I2C data transfer format is shown in Figure 21. After the START condition (S), a 7-bit slave address, followed by a READ (high) or WRITE (low) bit is sent by the master as shown in Figure 20.

Address bits A6 to A3 (shaded orange in Figure 20) can be individually programmed by the user, allowing up to 14 individual I2C slave addresses, ranging from 0001<sub>BIN</sub> to 1110<sub>BIN</sub>. Restricted addresses are 0000<sub>BIN</sub> and 1111<sub>BIN</sub>. Address bits A2 to A0 (shaded green in Figure 20) are reserved bits and always '0'. The programming of A6 to A3 can be done using an external programming tool.



The subsequent bytes contain the requested data; each byte is followed by an acknowledge bit (ACK).

Data transfer is terminated by a STOP condition (P) generated by the master. However, if a master will be continuing to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition. Various combinations of READ/WRITE formats are then possible within such transfers.



#### Possible data transfer formats are

- WRITE command to slave; the transfer direction is not changed (see Figure 24)
- BURST WRITE command to slave; the transfer direction is not changed (see Figure 26)
- READ from one or more slaves with repeated START condition (see Figure 26)

#### 4.4.2. I2C Data Frame Structure

The I2C data frame consists of 6 key elements (see Table 3):

- 1. A start bit
- 1. Byte #1: Writes the slave address and direction of data flow
- 2. Byte #2: Writes the memory address of the selected slave
- 3. For read commands, a repeated start followed by Byte #1 changes the direction of data flow
- 4. Byte #3: Reads from or writes to the upper 8 bits of the selected memory address
- 5. Byte #4: Reads from or writes to the lower 3 bits of the selected memory address
- 6. A stop bit

#### 4.4.2.1. Byte 1: I2C Slave Address and Direction of Data Flow

The addressing format of the I2C slave is a 7-bit address. The first byte after the START condition determines the slave address selected by the master.

The first seven bits of the first byte define the slave address; the eighth bit determines the direction of the data transfer.

LSB = low = the master will write information to a selected slave.

LSB = high = the master will read information from the slave.

#### 4.4.2.2. Byte 2: Memory Address in Selected Slave

The first data byte after the slave address byte is defined as the memory address in the selected slave. The memory contains diagnostic status information or user configuration parameters.

- D7 to D6 These bits must always be written as 1's; otherwise, the remaining 6 address bits are invalid and the slave does not respond with an acknowledge (ACK) bit.
- D5 to D0 These bits form the 6-bit memory address. Bit 5 (A6) selects either the nonvolatile memory (NVM) if A6 is low or a shadow register bank (SRB) or a special function register (SFR) if A6 is high.



Figure 22. Memory Address in Selected I2C Slave

#### 4.4.2.3. Bytes 3 and 4: 11-Bit Data of Selected Memory Address

Byte 3 contains the upper 8 bits of data of the selected memory address.

Byte 4 contains the lower 3 bits of data of the selected memory address.

In byte 4, bits [D4:D3] are reserved and fixed as '1' and bits [D2:D0] are the CRC bits.

Data is read with the MSB first and LSB last.

For a WRITE command, data bits D3 to D4 must always be written as 1's; otherwise the WRITE command is not executed and the slave does not respond with an acknowledgement (ACK) bit.



Byte Number	Direction	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit1	Bit 0
Start Condition	Write		•			•		•	
1: Slave Address	Write	Slave Add	ress: A6 to A3	3 (programmal	ble )	Slave Add	dress A2 to A0		DIR: Write=0
						(reserved	)		
Acknowledge	Read								
2: Memory Address	Write	1	1	Memory Ad	dress in Sele	ected Slave			
Acknowledge	Read								
3: Data Upper 8 bits	Write	Data Bits	D10 to D3 to b	e Written to S	Selected Men	nory Addres	S		
Acknowledge	Read								
4: Data Lower 3 bits	Write	D2 to D0 to Memory Address 1			1	1	1	1	1
Acknowledge	Read			<u>.</u>					
Stop Condition	Write								

#### Table 51. I2C Single WRITE to Memory

[a] This mode can be applied to all registers and memory cells.

[b] For direct programming of NVM memory cells, only this mode can be used.

#### $Clocks \rightarrow$





The burst write mode is used for writing data to multiple (= n) consecutive memory addresses. It can be applied to all registers and memory cells, except for direct writing to NVM memory. For direct programming of NVM memory cells, the single memory cell WRITE command sequence must be used, see Table 51

#### Table 52. I2C Burst WRITE to Memory

Byte Number	Direction	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit1	Bit 0
Start Condition	Write		•	•					
1: Slave Address	Write	Slave Add	ress: A6 to A3	3 (programmable	e)	Slave Add	dress A2 to A0 (	reserved)	DIR: Write=0
Acknowledge	Read								
2: Memory Address	Write	1	1	Memory Addre	ess in Sel	ected Slave	е		
Acknowledge	Read								
3: Data Upper 8 Bits	Write	Data Bits	D10 to D3 to b	e Written to Sel	ected Mer	nory Addre	ess		
Acknowledge	Read								
4: Data Lower 3 Bits	Write	D2 to D0 t	o Memory Ado	dress	1	1	1	1	1
Acknowledge	Read								
5: Data Upper 8 Bits	Write	Data Bits	D10 to D3 Wri	te to the Selecte	d Memor	/ Address ·	+ 1n		
Acknowledge	Read								
6: Data Lower 3 Bits	Write	D2 to D0 to	Memory Ad	ddress +2…n	1	1	1	1	1
Acknowledge	Read					•			
Stop Condition	Write								

[a] Tan shading indicates optional further write operations to additional incremental memory addresses.

For a write operation to random addresses, the data frame includes a combined format where a different slave address may be selected after sending a repeated start (Sr) bit. A repeated start bit has the same composition as a regular start bit (falling edge on SDA with SCL = high), but it is sent before a stop bit (rising edge on SDA with SCL = high); see Figure 18 for further details.

Note: This mode is used to write data to multiple (= n) consecutive memory addresses. It can be applied to all registers and memory cells.

#### 4.4.4. READ Operations

For a read access with random memory addresses, the data frame includes a combined format where the data flow direction changes from writing to a register to reading from a register. This data flow requires a repeated start (Sr) bit as shown in Figure 26 and detailed in Table 53. A repeated start bit has the same composition as a regular start bit (falling edge on SDA with SCL = high), but it is sent before a stop bit (rising edge on SDA with SCL = high); see Figure 18 for further details. Data read without repeated start is not supported.



#### Figure 26. I2C Data READ from Slave(s) with Repeated START

Note: This mode is used for reading data from multiple (= n) consecutive memory addresses. It can be applied to all registers and memory cells.

Table 53.	I2C Burst READ from Memory with Repeated Start
-----------	--

Byte Number	Direction	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit1	Bit 0	
Start Condition	Write									
1: Slave Address	Write	Slave Addre	ess: A6 to A3	(programma	ble )	Slave Address	s A2 to A0 (rese	erved)	DIR: Write = 0	
Acknowledge	Read									
2: Memory Address	Write	1	1	Memory A	ddress in	Selected Slav	e			
Acknowledge	Read									
(Repeated) Start	Write									
3: Slave Address	Write	Slave Addre	ess: A6 to A3	(programma	ble )	Slave Addre	ess A2 to A0 (re	served)	DIR: Read = 1	
Acknowledge	Read									
4: Data Upper 8 Bits	Read	Data Bits D	Data Bits D10 to D3 Read from the Selected Memory Address							
Acknowledge	Write									
5: Data Lower 3 Bits	Read	D2 to D0 fro	om Memory Ad	ddress	1	1	1	1	1	
Acknowledge	Write									
6: Data Upper 8 Bits	Read	Data Bits D	10 to D3 Read	d from the S	elected M	emory Address	s + 1n			
Acknowledge	Write									
7: Data Lower 3 Bits	Read	D2 to D0 fror	n Memory Add	dress +1…n	1	1	1	1	1	
Acknowledge	Write									
Not Acknowledge (NAK)	Write									
Stop Condition	Write									

[a] Tan shading indicates optional further write operations to additional incremental memory addresses

#### 4.4.5. I2C Integrity Check

The Data Integrity Check is an extension of the I2C protocol for fail safe communication between I2C master and slave. It can be enabled by NVM configuration.

The I2C slave supports an even-parity check of the memory address in the field <MemAddr> and an even-parity check of the received first byte <SlaveAddr>. If the check fails, the 6-bit memory address counter is not updated, the slave receiver does not acknowledge, and the consecutive WRITE action is suppressed. Consequently a diagnostic status alert "protocol\_integrity\_fail" is asserted.

- PSA ParitySlaveAddress byte, even parity bit of preceding received first byte (slave address and R/nW)
- PMA ParityMemoryAddress; even parity bit of (D5 down to D0)



Parity Bits —

Figure 27. Memory Address of Selected I2C Slave with Integrity Check

Furthermore, a 3-bit CRC field is defined in the 16-bit field <CmdData> (see Figure 23) to identify transmission errors in each 16-bit data word. If the transferred data does not pass CRC verification, no WRITE action is taken, the slave receiver does not acknowledge, and the diagnostic status alert "protocol\_integrity\_fail" is asserted.

The polynomial used to calculate the 3-bit CRC is  $CRC(x) = x^3 + x^1 + x^0$ 

The master/slave transmitter uses the CRC-3 polynomial on the first 13-bits (D15 to D3), and adds 000<sub>BIN</sub> extending the length to 16-bit.

- D15 to D5 = <CmdData> Memory Information
- D4 to D3 = <Reserved> (Always all 1's)
- D2 to D0 = 000<sub>BIN</sub>

It generates the CRC code to send. The receiver then takes the entire 16-bit data word, including the CRC itself, and uses the same polynomial to confirm integrity of the data by verifying the CRC.

The CRC checksum for I2C belongs to the group of cyclic binary codes. The characteristic of cyclic binary code is that each control bit can be considered as a parity bit of a certain group of message bits, which depends on the generator polynomial.

It follows for the control bit calculation (transmitter):

 $D_2 = XOR (D_{13}, D_{12}, D_{11}, D_9, D_6, D_5, D_4)$ 

 $D_1 = XOR (D_{15}, D_{12}, D_{11}, D_{10}, D_8, D_5, D_4, D_3)$ 

 $D_0 = XOR (D_{14}, D_{13}, D_{12}, D_{10}, D_7, D_6, D_5, D_3)$ 

It follows for the CRC verification (receiver):

- XOR (D<sub>13</sub>, D<sub>12</sub>, D<sub>11</sub>, D<sub>9</sub>, D<sub>6</sub>, D<sub>5</sub>, D<sub>4</sub>, D<sub>2</sub>) = 0
- XOR (D<sub>15</sub>, D<sub>12</sub>, D<sub>11</sub>, D<sub>10</sub>, D<sub>8</sub>, D<sub>5</sub>, D<sub>4</sub>, D<sub>3</sub>, D<sub>1</sub>) = 0

XOR  $(D_{14}, D_{13}, D_{12}, D_{10}, D_7, D_6, D_5, D_3, D_0) = 0$ 

The data field structure is as follows:

Data Byte N: D7 to D0 <CmdData (11 down to 3)>

Data Byte N+1: D7 to D5 <CmdData (2 down to 0)>

D4 to D3 <Reserved> (Always all 1's)

D2 to D0 <CRC>

#### Table 54. I2C Slave Address Byte and Memory Address Field Integrity Check

Protocol Integrity Check	D7	D6	D5 to D0	Diagnostic	Description
O <sub>BIN</sub>	0 <sub>BIN</sub>	0 <sub>BIN</sub>	0bxxxxxx	Asserted	No action, no slave acknowledge
O <sub>BIN</sub>	0 <sub>BIN</sub>	1 <sub>BIN</sub>	0bxxxxxx	Asserted	No action, no slave acknowledge
O <sub>BIN</sub>	1 <sub>BIN</sub>	0 <sub>BIN</sub>	0bxxxxxx	Asserted	No action, no slave acknowledge
O <sub>BIN</sub>	1 <sub>BIN</sub>	1 <sub>BIN</sub>	0bxxxxxx	Idle	Read/write action
1 <sub>BIN</sub>	PSA <sub>pass</sub>	PSM <sub>pass</sub>	0bxxxxxx	Idle	Parity check pass, read/write action
1 <sub>BIN</sub>	PSA <sub>pass</sub>	PSM <sub>fail</sub>	0bxxxxxx	Asserted	Parity check fail, no action, no slave acknowledge
1 <sub>BIN</sub>	PSA <sub>fail</sub>	PSM <sub>pass</sub>	0bxxxxxx	Asserted	Parity check fail, no action, no slave acknowledge
1 <sub>BIN</sub>	PSA <sub>fail</sub>	PSM <sub>fail</sub>	0bxxxxxx	Asserted	Parity check fail, no action, no slave acknowledge

#### 4.4.6. I2C with Address Selection (Programming Option)

In this mode, the third pin (#1) is used for selecting the I2C slave address by hardware.

The default I2C slave address is 24dec (18hex) if address in is 'high' and 16dec (10 hex) if the address pin is 'low'.



Figure 28. I2C Interface with Address Select

#### 4.4.7. I2C Interface with Interrupt (Programming Option)

This is a standard I2C interface. The I2C address is programmable. In addition, a third pin (IRQN) is used as an interrupt output for fast signaling of a diagnostic event.



Figure 29. I2C Interface Configuration with Interrupt on a Single Slave



Note: In this mode, several I2C slaves are connected in parallel, all of them must have an individual I2C address.





## 5. Glossary

Term	Description
12C	Inter-Integrated Circuit; serial two-wire data bus
LSB	Least Significant Bit
MSB	Most Significant Bit
MSN	Most Significant Nibble
NVM	Nonvolatile Memory
POR	Power-On Reset

## 6. Revision History

Revision Date	Description of Change			
Jun.28.23	Minor update to CRC polynomial for I2C.			
May.11.23	Minor update to memory architecture description.			
Oct.25.22	System configuration values updated.			
Sep.07.22	Polynomial for CRC corrected			
Mar.28.22	I2C defaults added.			
Sep.07.21	Default mode of digital communication updated.			
Sep.16.20	Register default value updated.			
Jun.24.20	Transmitter sections updated.			
Mar.30.20	Initial release.			



### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Disclaimer Rev.5.0-1)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="http://www.renesas.com/contact/">www.renesas.com/contact/</a>

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.