

### RZ/Five Easy Download Guide

Step	Information for engineers	Contents Type	Contents Name	RZ/Five Link	Note	Access levels
	<a href="#">RZ/G Series 32/64-bit MPU (Wiki)</a>	Link summary	Introduction,Boards,Software and Documentation	<a href="#">Link</a>	-	Non limitation
	Contact Support	QA Ticket	Technical Q&A	<a href="#">Link</a>	-	Non limitation

Step	Introduction	Contents Type	Contents Name	RZ/Five Link	Note	Access levels
1	RZ Family Brochure	Document	RZ Family Microprocessors	<a href="#">Link</a>	-	Non limitation
2	Flyer	Document	Renasas RZ/Five Group	<a href="#">Link</a>	-	Non limitation
3	White Paper	Document	64-bit RISC-V Microprocessor Delivers New Options for IoT Edge Development	<a href="#">Link</a>	-	Non limitation
4	User's Manual Overview	Document	User's Manual Overview	<a href="#">Link</a>	-	Non limitation
5	Video contents	Video	64-Bit RISC-V General-Purpose MPU for IoT Edge	<a href="#">Link</a>	-	Non limitation
6	Video contents	Video	RISC-V Microprocessors for IoT Edge	<a href="#">Link</a>	-	Non limitation
7	Video contents	Video	Introduction to Renesas RZ/Five MPU	<a href="#">Link</a>	-	Non limitation
8	Webinar	Video	Build Flexible IoT Edge Solutions with RZ/Five 64-bit RISC-V MPUs	<a href="#">Link</a>	-	Non limitation
9	Blog	Blog	Easily Migrate Applications Across Arm® & RISC-V CPU	<a href="#">Link</a>	-	Non limitation

Step	Launch of board and evaluation environment	Contents Type	Contents Name	RZ/Five Link	Note	Access levels
1	User's Manual	Document	User's Manual: Hardware	<a href="#">Link</a>	-	Non limitation
		Document	Andes AX45MP-1C Data sheet	<a href="#">Link</a>	-	Non limitation
		Document	Technical Update	<a href="#">Link</a>	-	Non limitation
		Document	Additional document for User's Manual(SDHI)(Requires LoA)	<a href="#">Link</a>	Please contact Distl/Sales	LoA*1
2	How to start up the board	Document	SMARC Module Board User's Manual	<a href="#">Link</a>	-	Non limitation
		Document	SMARC Carrier Board User's Manual	<a href="#">Link</a>	-	Non limitation
		Document	Evaluation Board Kit(EVK) Start Up Guide	<a href="#">Link</a>	-	Non limitation
3	Board information / how to get	Info/purchase	Evaluation Kit WEB Page	<a href="#">Link</a>	-	Non limitation
4	Evaluation environment start-up method Verified Linux Package (VLP)	Document	Release note for RZ/Five Verified Linux Package V3.0.6	<a href="#">Link</a>	-	Non limitation
		Document	SMARC EVK of RZ/Five Linux Start-up Guide Rev.1.02	<a href="#">Link</a>	-	Non limitation
		Document	RZ/G2L Group, RZ/V2L Group and RZ/Five BSP Manual Set	<a href="#">Link</a>	EULA*2	MyRenasas
		Document	RZ/G Proprietary SW Package Handling	<a href="#">Link</a>	Please contact Distl/Sales	-
5	How to get various software	Software	RZ/Five Pre-built Images (RZFive_VLP3.0.6_Pre-built_Images.zip)	<a href="#">Link</a>	-	Non limitation
		Software	RZ/Five Verified Linux Package [5.10-CIP]	<a href="#">Link</a>	-	Non limitation
		Software	RZ/Five Security Package	<a href="#">Link</a>	SLA*3	Secure Access
		Software	RZ MPU WebUI Package	<a href="#">Link</a>	-	Non limitation
		Software	WebSocket Demonstration (Github)	<a href="#">Link</a>	-	Non limitation
6	How to get various tools	Tool	Smart Configurator	<a href="#">Link</a>	-	Non limitation
		Document	Smart Configurator for RZ User's Guide	<a href="#">Link</a>	-	Non limitation
7	How to launch various tools	Document	Smart Configurator for RZ User's Guide	<a href="#">Link</a>	-	Non limitation

Step	Custom board development	Contents Type	Contents Name	RZ/Five Link	Note	Access levels
	PCB Design and Verification Flow (for DDR-IF)	Document	PCB Design and Verification Flow (for DDR-IF)	<a href="#">Link</a>	Please contact Distl/Sales	Please contact Distl/Sales
	PCB design checklist when designing a custom board	Document	Board circuit design checklist	<a href="#">Link</a>	-	Non limitation
	PCB Design Guide for High Speed Serial Interfaces	Document	PCB Design Guidelines for MIPI-CSI, MIPI-DSI and USB2.0	<a href="#">Link</a>	-	Non limitation
	PCB Design Guide for DDR memory,DDR Config Generation Tool	Document,Tool	PCB Design Guideline for DDR4/DDR3L, DDR Config Generation Tool	<a href="#">Link</a>	-	Non limitation
	PCB Verification Guide for Core, PDN mode	Document,Model	PCB verification guide for Core VDD, PDN model	<a href="#">Link</a>	-	Non limitation
	PCB Verification Guide for DDR memory	Document,Model	PCB verification guide for DDR4/DDR3L	<a href="#">Link</a>	-	Non limitation
	Reference Desing Data(Schamtics,Layout,BOM)	Design Data	SMARC Module Board Design Data(Schematics,Layout,BOM)	<a href="#">Link</a>	Disclaimer*4	MyRenasas
	Reference Desing Data(Schamtics,Layout,BOM)	Design Data	Carrier Board Design Data(Schematics,Layout,BOM)	<a href="#">Link</a>	Disclaimer*4	MyRenasas
	IBIS(For LSI)	Model	IBIS	<a href="#">Link</a>	Disclaimer*4	MyRenasas
	Boundary Scan Description Language file	File	BSDL	<a href="#">Link</a>	Disclaimer*4	MyRenasas
	Guide to Using RGMII in Making an Ethernet-IF Connection	Document	Guide to Using RGMII in Making an Ethernet-IF Connection	<a href="#">Link</a>	-	Non limitation
	RZ/G2UL Type-1, RZ/A3UL and RZ/Five Pin Compatibility Guide	Document	RZ/G2UL Type-1, RZ/A3UL and RZ/Five Pin Compatibility Guide	<a href="#">Link</a>	-	Non limitation
	Power Consumption Measurement	Document	Power Consumption Measurement	<a href="#">Link</a>	-	Non limitation
	Reference Power consumption	Document	Reference power consumption guide	<a href="#">Link</a>	-	Non limitation
	Thermal Management Guide	Document	Thermal Management Guideline	<a href="#">Link</a>	-	Non limitation
	Mecanical Handling Guideline	Document	Mechanical Handling Guideline	<a href="#">Link</a>	-	Non limitation
	Reflow Soldering conditions	Document	Mount Conditions Reflow Soldering Conditions	<a href="#">Link</a>	-	Non limitation
	Baking conditions	Document	Mount Conditions Baking Conditions	<a href="#">Link</a>	-	Non limitation
	Semiconductor Package Mount Manual	Document	Semiconductor Package Mount Manual	<a href="#">Link</a>	-	Non limitation
	Lifetime estimation guide	Document	Lifetime estimation guide	<a href="#">Link</a>	-	Non limitation
	Power Management IC installed in EVK	Device Info	Power Management IC	<a href="#">Link</a>	-	Non limitation
	Clock Generator IC installed in EVK	Device Info	Clock Generator IC	<a href="#">Link</a>	-	Non limitation
	RZ/Five Reliability Report	Document	R9A07G043FXXGBG Reliability Report	<a href="#">Link</a>	-	Non limitation
	Power calculation sheet and guide	Document	Power calculation sheet and guide	<a href="#">Link</a>	Please contact Distl/Sales	Please contact Distl/Sales
	Low Power Guideline	Document	Low Power Guideline	<a href="#">Link</a>	Please contact Distl/Sales	Please contact Distl/Sales

\*1: Letter of Acknowledgement  
\*2: End User Lisenace Agreement  
\*3: Software Lisenace Agreement  
\*4: Disclaimer Letter

[Additional Information] Please refer to the software content archive list if necessary.

[補足情報 必要に応じてソフトウェアコンテンツ アーカイブ一覧をご参照ください。]

[RZ/Five Software contents Archive List] Jan. 2023

#	Five	Download Link
1	✓	<a href="#">RZ/Five Verified Linux Package V3.0.2(RTK0EF0045Z0025AZJ-v3.0.2.zip)</a>
2	✓	<a href="#">Yocto recipe packages [VLP v3.0.2] (rzfive_vlp_v3.0.2.tar.gz)</a>
3	✓	<a href="#">Open source Package(oss_pkg_rzfive_v3.0.2.7z)</a>