

**RZ/G3S Easy Download Guide**

Step	Information for engineers	Contents Type	Contents Name	RZ/G3S Link	Note	Access levels
	<b>RZ/G Series 32/64-bit MPU (Wiki)</b>	Link summary	Introduction,Boards,Software and Documentation	<a href="#">Link</a>	-	Non limitation
	Contact Support	QA Ticket	Technical Q&A	<a href="#">Link</a>	-	Non limitation

Step	Introduction	Contents Type	Contents Name	RZ/G3S Link	Note	Access levels
1	RZ Family Brochure	Document	<b>RZ Family Microprocessors</b>	<a href="#">Link</a>	-	Non limitation
2	Flyer	Document	Renesas RZ/G3S Group	<a href="#">Link</a>	-	Non limitation
3	User's Manual Overview	Document	User's Manual Overview	TBD	-	Non limitation
4	60's Video	Video	60's Video	<a href="#">Link</a>	-	Non limitation

Step	Launch of board and evaluation environment	Contents Type	Contents Name	RZ/G3S Link	Note	Access levels
1	User's Manual	Document	User's Manual: Hardware	<a href="#">Link</a>	-	Non limitation
		Document	<b>Additional document for User's Manual(SDHI)(Requires LoA)</b>		Please contact Distri/Sales	LoA*1 Please contact Distri/Sales
2	How to start up the board	Document	SMARC Module Board User's Manual	<a href="#">Link</a>	-	Non limitation
		Document	SMARC Carrier Board User's Manual	<a href="#">Link</a>	-	Non limitation
		Document	Evaluation Board Kit(EVK) Quick Start Guide	<a href="#">Link</a>	-	Non limitation
3	Board information / how to get	Info/purchase	Evaluation Kit WEB Page	<a href="#">Link</a>	-	Non limitation
4-1	Evaluation environment start-up method Verified Linux Package (VLP)	Document	<b>RZ/G Verified Linux Package V3.0.6 Release Note</b>	<a href="#">Link</a>	-	Non limitation
		Document	Linux Start-up Guide	<a href="#">Link</a>	-	Non limitation
		Document	RZ/G3S Group BSP Manual Set	<a href="#">Link</a>	EULA*2	MyRenesas
		Document	RZ/G Proprietary SW Package Handling		Please contact Distri/Sales	Please contact Distri/Sales
4-2	Evaluation environment start-up method Multi-OS Package	Document	Release Note for Multi-OS Package v2.0.2	<a href="#">Link</a>	-	Non limitation
		Document	Getting Started with Flexible Software Package	<a href="#">Link</a>	-	Non limitation
		Document	Setting GPIO with Flexible Software Package	<a href="#">Link</a>	-	Non limitation
		Document	FSP Documentation	<a href="#">Link</a>	-	Non limitation
		Document	Release Note for Flexible Software Package	<a href="#">Link</a>	-	Non limitation
5-1	How to get various software	Software	<b>RZ/G3S Pre-built Images</b>	<a href="#">Link</a>	-	Non limitation
	Verified Linux Package (VLP)	Web Link	<b>RZ/G Verified Linux Package [5.10-CIP]</b>	<a href="#">Link</a>	-	Non limitation
	Feature Package (Multi-OS Package)	Web Link	RZ/G3S Group Multi-OS Package	<a href="#">Link</a>	EULA*2	MyRenesas
	Feature Package (Security Package)	Web Link	Security Package	<a href="#">Link</a>	SLA*3	Secure Access
6	How to get various tools	Tool	Smart Configurator	<a href="#">Link</a>	-	Non limitation
7	How to launch various tools	Document	Smart Configurator for RZ User's Guide	<a href="#">Link</a>	-	Non limitation

Step	Custom board development	Contents Type	Contents Name	RZ/G3S Link	Note	Access levels
	PCB Design and Verification Flow (for DDR-IF)	Document	PCB Design and Verification Flow (for DDR-IF)		Please contact Distri/Sales	Please contact Distri/Sales
	PCB design checklist when designing a custom board	Document	Board circuit design checklist	<a href="#">Link</a>	-	Non limitation
	PCB Design Guide for High Speed Serial Interfaces	Document	PCB Design Guidelines for MIPI-CSI, MIPI-DSI, USB2.0 and PCI Express Gen2	<a href="#">Link</a>	-	Non limitation
	PCB Design Guide for DDR memory,DDR Config Generation Tool	Document,Tool	PCB Design Guideline for LDDR4, DDR Config Generation Tool	<a href="#">Link</a>	TCU*5	Secure Access
	PCB Verification Guide for Core, PDN model	Document,Model	<b>PCB verification guide for Core VDD, PDN model</b>	<a href="#">Link</a>	-	Non limitation
	PCB Verification Guide for DDR memory, PKG mode	Document,Model	PCB verification guide for LDDR4, PKG model	<a href="#">Link</a>	TCU*5	Secure Access
	Reference Desing Data(Schamtics,Layout,BOM)	Design Data	SMARC Module Board Design Data(Schematics,Layout,BOM)	<a href="#">Link</a>	Disclaimer*4	MyRenesas
	Reference Desing Data(Schamtics,Layout,BOM)	Design Data	Carrier Board Design Data(Schematics,Layout,BOM)	<a href="#">Link</a>	Disclaimer*4	MyRenesas
	IBIS(For LSI)	Model	IBIS	<a href="#">Link</a>	TCU*5	
	Boundary Scan Description Language file	File	BSDL	<a href="#">Link</a>	Disclaimer*4	MyRenesas
	Guide to Using RGMII in Making an Ethernet-IF Connection	Document	Guide to Using RGMII in Making an Ethernet-IF Connection	<a href="#">Link</a>	-	Non limitation
	Power Consumption Measurement	Document	Power Consumption Measurement	<a href="#">Link</a>	-	Non limitation
	Thermal Management Guide	Document	Thermal Management Guideline	<a href="#">Link</a>	-	Non limitation
	Mechanical Handling Guideline	Document	Mechanical Handling Guideline	<a href="#">Link</a>	-	Non limitation
	Reflow Soldering conditions	Document	Mount Conditions Reflow Soldering Conditions	<a href="#">Link</a>	-	Non limitation
	Baking conditions	Document	Mount Conditions Baking Conditions	TBD	-	Non limitation
	Semiconductor Package Mount Manual	Document	Semiconductor Package Mount Manual	<a href="#">Link</a>	-	Non limitation
	Lifetime estimation guide	Document	Lifetime Guideline	<a href="#">Link</a>	-	Non limitation
	Power Management IC installed in EVK	Device Info	Power Management IC	<a href="#">Link</a>	-	Non limitation
	Clock Generator IC installed in EVK	Device Info	Clock Generator IC	<a href="#">Link</a>	-	Non limitation
	Reliability Report	Document	R9A08G045XXGBG Reliability Report	TBD	-	Non limitation
	Power calculation sheet and guide	Document	Power calcruration sheet and guide		Please contact Distri/Sales	Please contact Distri/Sales

\*1: Letter of Acknowledgement  
 \*2: End User Liscence Agreement  
 \*3: Software Liscence Agreement  
 \*4: Disclaimer Letter  
 \*5: Terms and Conditions of Use