

8

7

6

5

4

3

2

1

REVISIONS

ZONE	LTR	DESCRIPTION	DATE	APPR.

F

F

HSP50415EVAL1 SCHEMATICS

PAGE 1: TITLE
 PAGE 2: HSP50415
 PAGE 3: CPLD / SRAM
 PAGE 4: POWER / MISC

E

E

D

D

C


C

B

B

A

A

DRAWN BY: STEVE HARRELL	DATE: 11/22/99	ENGINEER:	DATE:
RELEASED BY:	DATE:	TITLE: HSP50415EVAL1	
UPDATED BY:	DATE:	TESTER:	
		MASK#	HRDWR ID
		REV. B2	FILENAME:
SHEET 1 OF 4			DATE:

8

7

6

5


4

3


2

1

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.




HEADER MATES WITH
HP165XX LOGIC ANALYZER
POD TERMINATION ADAPTER
P/N 01650-63203



DRAWN BY: STEVE HARRELL	DATE: 11/22/99	ENGINEER:	DATE:
RELEASED BY:	DATE:	TITLE: HSP50415EVAL1	
UPDATED BY:	DATE:	TESTER:	MASK#
FILENAME:		HRDWR ID	REV. B2
		SHEET 2 OF 4	



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.



Pin #	Capacitor	Value	Pin #	Capacitor	Value
26	C32	0.1uF	130	C42	0.1uF
52	C34	0.1uF	156	C45	0.1uF
78/80	C36	0.1uF	182/184	C48	0.1uF
104	C40	0.1uF	207/208	C52	0.1uF
130/132	C42	0.1uF			
156	C45	0.1uF			
182/184	C48	0.1uF			
207/208	C52	0.1uF			

Pin #	Capacitor	Value	Pin #	Capacitor	Value
4	C33	0.1uF	54/61	C45	0.1uF
11/15	C35	0.1uF	65/70	C49	0.1uF
20/27	C39	0.1uF	77	C53	0.1uF
41	C43	0.1uF	91	C55	0.1uF
54/61	C45	0.1uF			
65/70	C49	0.1uF			
77	C53	0.1uF			
91	C55	0.1uF			


Pin #	Capacitor	Value	Pin #	Capacitor	Value
7	C26	0.1uF	22	C27	0.1uF
35	C28	0.1uF	50	C29	0.1uF

Y2 OSC
PIN # 11 14



DRAWN BY: STEVE HARRELL	DATE: 11/22/99	ENGINEER:	DATE:
RELEASED BY:	DATE:	TITLE: HSP5041SEVAL1	
UPDATED BY:	DATE:	TESTER:	MASK#
		FILENAME:	HRDWR ID
		SHEET	REV. B2
			3 OF 4

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPR.


3.3VDC POWER DISTRIBUTION




CPLD DEBUG




BOARD REVISION SOLDER JUMPERS




CPLD JTAG JUMPER




BOARD ADDRESS JUMPERS




'415 STATUS LEDES




IDC26 PIN HEADER (HOST PRN INTERFACE)





IEEE1284 TRANSCEIVER



JTAG BUFFER



HOST DEBUG



DRAWN BY: STEVE HARRELL	DATE: 11/22/99	ENGINEER:	DATE:
RELEASED BY:	DATE:	TITLE: HSP5041SEVAL 1	
UPDATED BY:	DATE:	TESTER:	REV. B2
MASK#		HRDWR ID	REV. B2
FILENAME:		SHEET 4 OF 4	

