Ceramic Pin Grid Array Packages (CPGA)



G48.A

48 LEAD CERAMIC PIN GRID ARRAY PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	-	-	-	-
A1	0.080	0.120	2.03	3.05	3
b	0.016	0.0215	0.41	0.55	8
b1	0.016	0.020	0.41	0.51	-
b2	0.040	0.060	1.02	1.52	4
C	-	0.80	-	2.03	-
D	0.790	0.810	20.07	20.57	-
D1	0.700 BSC		17.78 BSC		-
E	0.790	0.810	20.07	20.57	-
E1	0.700 BSC		17.78 BSC		-
e	0.100 BSC		2.54 BSC		6
k	-	-	-	-	-
L	0.090	0.110	2.29	2.79	-
Q	0.40	0.060	1.02	1.52	5
S	0.050 BSC		1.27 BSC		10
S1	-	-	-	-	
M	8		8		1
N	-	64	-	64	2

Rev. 1 6/28/95

NOTES:

1. “M” represents the maximum pin matrix size.
2. “N” represents the maximum allowable number of pins. Number of pins and location of pins within the matrix is shown on the pinout listing in this data sheet.
3. Dimension “A1” includes the package body and Lid for both cavity-up and cavity-down configurations. This package is cavity up. Dimension “A1” does not include heatsinks or other attached features.
4. Standoffs are intrinsic and shall be located on the pin matrix diagonals. The seating plane is defined by the standoffs at dimensions Q.
5. Dimension “Q” applies to cavity-up configurations only.
6. All pins shall be on the 0.100 inch grid.
7. Datum C is the plane of pin to package interface for both cavity up and down configurations.
8. Pin diameter includes solder dip or custom finishes. Pin tips shall have a radius or chamfer.
9. Corner shape (chamfer, notch, radius, etc.) may vary from that shown on the drawing. The index corner shall be clearly unique.
10. Dimension “S” is measured with respect to datums A and B.
11. Dimensioning and tolerancing per ANSI Y14.5M-1982.
12. Controlling dimension: INCH.