Block Diagram

diagram

Timing Commander Configuration File Upload (optional)

Use this form to upload your Timing Commander configuration file for the 5P1103 part. This will disable the configurator below. The datasheet addendum will be provided by Renesas after review.

Configuration File (.tcs) Uploader

Global Configuration

Choose the number of configurations to program into the part. It will support up to four different configurations selectable using the SEL pins. Configurations
Selects the I2C address of the device. Up to 2 addresses are supported, allowing use of more than one VersaClock 5 on the same I2C bus. I2C Address
Sets the total equivalent internal load capacitance as seen by the crystal in series. For load requirements >12 pF, the total internal capacitance should be set to 12 pF and external capacitors should be added to make up the difference. Crystal Load Capacitance (pF)
Note: for load requirements >12 pF, external capacitors should be added.
Selects the function of the SD/OE pin: either Shutdown or Output Enable. Selects the default status of the output (on or off) at startup. SD / OE Function
If SD/OE pin is set as Output Enable, this setting determines the polarity of the input pin (active High or active Low.) SD / OE Polarity

Configuration 0

Input

Input when CLKSEL = LOW or OPEN Input when CLKSEL = HIGH CLKSEL Pin Defines the behavior of the CLKSEL pin when Low, Open, and High. The CLKSEL input pin selects either the crystal input or the differential clock input. Note that the differential clock input can be wired to accept single-ended signals.
Crystal input None (differential clock input disabled)
Crystal input Differential clock input
Differential clock input None (crystal input disabled)
Differential clock input Crystal input
Single-ended clock on crystal input
(crystal overdrive)		 None (differential clock input disabled)
Single-ended clock on crystal input
(crystal overdrive)		 Differential clock input

Output

Parameter Output 0 (Buffer) Output 1 Output 2
Selects the default status of the output (on or off) at startup. This status can be modified in operation by I²C or OE/SD (depending on configuration). Selecting 'Unused Output\' completely disables the output and associated circuitry. When OE is OFF, the outputs are OFF. Output Enable

Selects output type of Output x. Available options are differential signalling (LVDS, LVPECL, HCSL) or single-ended (LVCMOS: first output of bank active, second output of bank active, or both outputs active either in phase or 180 degrees out of phase).

Note: HCSL and LVPECL outputs support a VDDO Voltage of 2.5 V or 3.3 V only. Selects output type of Output x. Available options are differential signalling (LVDS, LVPECL, HCSL) or single-ended (LVCMOS: first output of bank active, second output of bank active, or both outputs active either in phase or 180 degrees out of phase).

 Output Type

Power supply voltage (VDDO) of output. Determines the output signal's high and low voltages.

Note: 1.8 V is not compatible with HCSL or LVPECL Output Type. Power supply voltage (VDDO) of output x. Determines the output signal's high and low voltages.

 Voltage (V)

Configuration 1

Copy from Configuration 0

Input

Input when CLKSEL = LOW or OPEN Input when CLKSEL = HIGH CLKSEL Pin Defines the behavior of the CLKSEL pin when Low, Open, and High. The CLKSEL input pin selects either the crystal input or the differential clock input. Note that the differential clock input can be wired to accept single-ended signals.
Crystal input None (differential clock input disabled)
Crystal input Differential clock input
Differential clock input None (crystal input disabled)
Differential clock input Crystal input
Single-ended clock on crystal input
(crystal overdrive)		 None (differential clock input disabled)
Single-ended clock on crystal input
(crystal overdrive)		 Differential clock input

Output

Parameter Output 0 (Buffer) Output 1 Output 2
Selects the default status of the output (on or off) at startup. This status can be modified in operation by I²C or OE/SD (depending on configuration). Selecting 'Unused Output\' completely disables the output and associated circuitry. When OE is OFF, the outputs are OFF. Output Enable

Selects output type of Output x. Available options are differential signalling (LVDS, LVPECL, HCSL) or single-ended (LVCMOS: first output of bank active, second output of bank active, or both outputs active either in phase or 180 degrees out of phase).

Note: HCSL and LVPECL outputs support a VDDO Voltage of 2.5 V or 3.3 V only. Selects output type of Output x. Available options are differential signalling (LVDS, LVPECL, HCSL) or single-ended (LVCMOS: first output of bank active, second output of bank active, or both outputs active either in phase or 180 degrees out of phase).

 Output Type

Power supply voltage (VDDO) of output. Determines the output signal's high and low voltages.

Note: 1.8 V is not compatible with HCSL or LVPECL Output Type. Power supply voltage (VDDO) of output x. Determines the output signal's high and low voltages.

 Voltage (V)

Configuration 2

Copy from Configuration 0

Input

Input when CLKSEL = LOW or OPEN Input when CLKSEL = HIGH CLKSEL Pin Defines the behavior of the CLKSEL pin when Low, Open, and High. The CLKSEL input pin selects either the crystal input or the differential clock input. Note that the differential clock input can be wired to accept single-ended signals.
Crystal input None (differential clock input disabled)
Crystal input Differential clock input
Differential clock input None (crystal input disabled)
Differential clock input Crystal input
Single-ended clock on crystal input
(crystal overdrive)		 None (differential clock input disabled)
Single-ended clock on crystal input
(crystal overdrive)		 Differential clock input

Output

Parameter Output 0 (Buffer) Output 1 Output 2
Selects the default status of the output (on or off) at startup. This status can be modified in operation by I²C or OE/SD (depending on configuration). Selecting 'Unused Output\' completely disables the output and associated circuitry. When OE is OFF, the outputs are OFF. Output Enable

Selects output type of Output x. Available options are differential signalling (LVDS, LVPECL, HCSL) or single-ended (LVCMOS: first output of bank active, second output of bank active, or both outputs active either in phase or 180 degrees out of phase).

Note: HCSL and LVPECL outputs support a VDDO Voltage of 2.5 V or 3.3 V only. Selects output type of Output x. Available options are differential signalling (LVDS, LVPECL, HCSL) or single-ended (LVCMOS: first output of bank active, second output of bank active, or both outputs active either in phase or 180 degrees out of phase).

 Output Type

Power supply voltage (VDDO) of output. Determines the output signal's high and low voltages.

Note: 1.8 V is not compatible with HCSL or LVPECL Output Type. Power supply voltage (VDDO) of output x. Determines the output signal's high and low voltages.

 Voltage (V)

Configuration 3

Copy from Configuration 0

Input

Input when CLKSEL = LOW or OPEN Input when CLKSEL = HIGH CLKSEL Pin Defines the behavior of the CLKSEL pin when Low, Open, and High. The CLKSEL input pin selects either the crystal input or the differential clock input. Note that the differential clock input can be wired to accept single-ended signals.
Crystal input None (differential clock input disabled)
Crystal input Differential clock input
Differential clock input None (crystal input disabled)
Differential clock input Crystal input
Single-ended clock on crystal input
(crystal overdrive)		 None (differential clock input disabled)
Single-ended clock on crystal input
(crystal overdrive)		 Differential clock input

Output

Parameter Output 0 (Buffer) Output 1 Output 2
Selects the default status of the output (on or off) at startup. This status can be modified in operation by I²C or OE/SD (depending on configuration). Selecting 'Unused Output\' completely disables the output and associated circuitry. When OE is OFF, the outputs are OFF. Output Enable

Selects output type of Output x. Available options are differential signalling (LVDS, LVPECL, HCSL) or single-ended (LVCMOS: first output of bank active, second output of bank active, or both outputs active either in phase or 180 degrees out of phase).

Note: HCSL and LVPECL outputs support a VDDO Voltage of 2.5 V or 3.3 V only. Selects output type of Output x. Available options are differential signalling (LVDS, LVPECL, HCSL) or single-ended (LVCMOS: first output of bank active, second output of bank active, or both outputs active either in phase or 180 degrees out of phase).

 Output Type

Power supply voltage (VDDO) of output. Determines the output signal's high and low voltages.

Note: 1.8 V is not compatible with HCSL or LVPECL Output Type. Power supply voltage (VDDO) of output x. Determines the output signal's high and low voltages.

 Voltage (V)

Project Information

Comments / Special Requests

By submitting this form, you agree Renesas may share all or part of the above information, data and/or documents submitted by you within the Renesas group and third parties, such as distributors, for the purpose providing you with further information and service related to our products. If you do not want Renesas to share your information, do not click the submission button. Please see our Privacy Policy for further details.