Features
- 8 – 0.7V low-power HCSL-compatible output pairs
- LP-HCSL outputs with Zo = 85ohms ; save power and board space - no termination resistors required.
- Space-saving 48-pin VFQFPN package
- Fixed feedback path for 0ps input-to-output delay
- 8 OE# pins; hardware control of each output
- PLL or bypass mode; PLL can dejitter incoming clock
- 100MHz or 133MHz PLL mode operation; supports PCIe and QPI applications
- Selectable PLL bandwidth; minimizes jitter peaking in downstream PLL's
- Spread Spectrum Compatible; tracks spreading input clock for low EMI
- Cycle-to-cycle jitter < 50ps
- Output-to-output skew < 65 ps
- Input-to-output delay variation < 50ps
- PCIe Gen3 phase jitter < 1.0ps RMS
- QPI/UPI 9.6GT/s 12UI phase jitter < 0.2ps RMS
Description
The 9ZXL0851 is a low-power 8-output differential buffer that meets all the performance requirements of the Intel DB1200ZL specification. It is suitable for PCI-Express Gen1/2/3 or QPI/UPI applications, and uses a fixed external feedback to maintain low drift for demanding QPI/UPI applications.
Parameters
| Attributes | Value |
|---|---|
| Chipset Manufacturer | Intel |
| Clock Spec. | DB1200ZL |
| Diff. Outputs | 8 |
| Diff. Output Signaling | LP-HCSL |
| Output Enable (OE) Pins | 8 |
| Output Freq Range (MHz) | - |
| Diff. Inputs | 1 |
| Diff. Input Signaling | HCSL |
| Accepts Spread Spec Input | Yes |
| Power Consumption Typ (mW) | 445 |
| Advanced Features | HW PLL mode control |
| App Jitter Compliance | PCIe Gen1, PCIe Gen2, PCIe Gen3, QPI |
| Package Area (mm²) | 36 |
Package Options
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| VFQFPN | 6.0 x 6.0 x 0.9 | 48 | 0.4 |
Application Block Diagrams
|
AMD 4th-Gen EPYC (Genoa) Power & Timing System
Complete power and timing system for AMD Genoa with SVI3, DDR5, and PCIe Gen 5/6 support.
|