Overview
Description
The ADC1010S105HN is a single-channel 10-bit Analog-to-Digital Converter (ADC) optimized for high dynamic performances and low power consumption. Pipelined architecture and output error correction ensure the ADC1010S105 is accurate enough to guarantee zero missing codes over the entire operating range. Supplied from a single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in CMOS mode, thanks to a separate digital output supply. It supports the LVDS DDR output standard. An integrated SPI allows the user to easily configure the ADC. The device also includes a SPI programmable full-scale to allow flexible input voltage range from 1 V to 2 V (peak-to-peak). With excellent dynamic performance from the baseband to input frequencies of 170 MHz or more.
Features
- 10-bit pipelined ADC core
- Clock input divider by 2 for less jitter contribution
- CMOS or LVDS DDR digital outputs
- Duty cycle stabilizer
- Fast OuT of Range (OTR) detection
- Flexible input voltage range: 1 V p-p to 2 V p-p
- HVQFN40 package
- INL ±
- 0.07 LSB, DNL ±
- 0.04 LSB
- Input bandwidth, 600 MHz
- Offset binary, 2's complement, gray code
- Pin compatible with the ADC1410S series and the ADC1210S series
- Power-down and Sleep modes
- Sample rate up to 105 Msps
- Serial Peripheral Interface (SPI)
- Single 3 V supply
- SNR, 62 dBFS
- SFDR, 90 dBc
Comparison
Applications
Documentation
Featured Documentation
Log in required to subscribe
|
|
|
|
|---|---|---|
| Type | Title | Date |
| Datasheet | PDF 381 KB | |
| End Of Life Notice | PDF 538 KB | |
2 items
|
||
Design & Development
Models
ECAD Models
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
Product Options
Applied Filters: