Overview
Description
Our ADC promotional board with on Board Lattice ECP3-70 FPGA enable usage of JESD204A full features sets. This demonstration board enables one channel ADC dynamic performance evaluation for analog input up to 30 MHz
Features
- Access to one ADC channel
- Optional external ADC sample clock ( via SMA connector )
- USB-powered demonstration board
- 66.66 MHz on Board Oscillator for ADC sample clock
Applications
Documentation
Featured Documentation
Log in required to subscribe
|
|
|
---|---|---|
Type | Title | Date |
Manual - Software | ZIP 4.14 MB | |
1 item
|