Overview
Description
The 82P33913 synchronization system for IEEE 1588 is comprised of software and hardware designed to meet the needs of IEEE 1588 slave clock and master clock applications. The system includes a clock recovery servo software (Servo) that runs on an external processor and Synchronization Management Unit (SMU) hardware. The Servo recovers accurate and stable electrical synchronization signals from packet-based references generated by IEEE 1588 masters. The Servo is capable of filtering the effects of Packet Delay Variation (PDV) often present in IEEE 1588 unaware networks.
The SMU hardware provides tools to manage timing references, clock sources, and timing paths for IEEE 1588 and Synchronous Ethernet (SyncE) based clocks. The 82P33913 supports up to three independent timing paths that control IEEE 1588 clock synthesis, SyncE clock generation, and general-purpose frequency translation. The device supports physical layer timing with Digital PLLs (DPLLs) and it supports packet-based timing with Digitally Controlled Oscillators (DCOs). Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs low-jitter clocks that can directly synchronize Ethernet interfaces; as well as SONET/SDH, and PDH interfaces and IEEE 1588 Time Stamp Units (TSUs).
For more information, please contact your local Renesas sales representative.
Features
- Includes clock recovery servo software, and Synchronization Management Unit (SMU) hardware
- Implements ITU-T telecom profiles
- Operates as IEEE 1588/PTP slave or master
- Recovers accurate and stable synchronization signals from packet-based IEEE 1588/PTP master
- Reference trackers filter packet synchronization noise from IEEE 1588 unaware networks
- PTP clocks comply with ITU-T G.8273.2 and G.8263
- Physical layer clocks comply with ITU-T G.8262 for Synchronous Ethernet Equipment Clock (EEC), G.8262.1 Enhanced Synchronous Ethernet Equipment Clock (eEEC), G.813 for Synchronous Equipment Clock (SEC), and Telcordia GR-253-CORE for Stratum 3 and SONET Minimum Clock (SMC)
- System-wide precise 1PPS (Pulse Per Second) time of day alignment is supported with programmable input-to-input, input-to-output and output-to-output phase delays: Sub-ns resolution
- Generates clocks for Ethernet, SONET/SDH, and PDH interfaces: jitter generation < 1ps RMS (12kHz to 20MHz)
- Eases local oscillator sourcing by supporting any of eight common TCXO/OCXO frequencies for the System Clock: 10MHz, 12.8MHz, 13MHz, 19.44MHz, 20MHz, 24.576MHz, 25MHz, or 30.72MHz
- 72-VFQFPN package
- Supported by Renesas' Timing Commander™ Software
Comparison
Applications
Design & Development
Software & Tools
Software & Tools
Software title
|
Software type
|
Company
|
---|---|---|
Timing Commander Timing Commander™ is an innovative Windows™-based software platform enabling system design engineers to configure, program, and monitor sophisticated timing devices with an intuitive and flexible graphical user interface (GUI).
|
Code Generator | Renesas |
1 item
|
Models
ECAD Models
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
Videos & Training
News & Blog Posts
Blog Post | Apr 27, 2018 | ||
News | Dec 18, 2017 | ||
News | Oct 26, 2015 |