The RC38112 is an ultra-low phase noise radio synchronizer, multi-frequency clock synthesizer, and digitally controlled oscillator (DCO). It delivers exceptional performance for 5G radio units (RU), distribution units (DU), and network switches and routers. Its capability to output clocks with ultra-low in-band phase noise and significantly reduced spurious levels enhances the reliability and efficiency of 4G and 5G RF transceivers. The device offers the most margin on reference clock jitter, with up to three synchronization domains and four frequency domains, allowing designers to simplify their overall PCB design and providing a single timing solution supporting both synchronization via CPRI or eCPRI and RF clock generation. It offers low power dissipation and a smaller area while still achieving ultra-low jitter, and maintains ultra-low phase coherence essential for 5G and 5G-A BTS radio unit designs. The RC38112 provides flexibility by allowing locking to external reference clocks or free-running crystals/oscillators and features hitless reference switching to ensure uninterrupted service even when switching between redundant timing sources, making it an ideal choice for ensuring robust, precise timing across telecommunication applications.
| Software title
|
Software type
|
Company
|
|---|---|---|
| Renesas IC Toolbox (RICBox) The Renesas IC Toolbox (RICBox) software platform enables customers to configure Renesas devices on evaluation kits when attached to the computer running the software.
|
Software Package | Renesas |
1 item
|
||
This RC38312A evaluation kit is used to evaluate the RC38312 FemtoClock™ 3 ultra-low phase noise radio synchronizer, multi-frequency clock synthesizer. The RC38312/
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
| 1 | HCSL, LVCMOS, LVDS | 8 | CML, Crystal, HCSL, LVCMOS, LVDS, LVPECL | 12 | 9.0 x 9.0 x 1.1 | CABGA | Tray | Get Samples, | |
| 1 | HCSL, LVCMOS, LVDS | 8 | CML, Crystal, HCSL, LVCMOS, LVDS, LVPECL | 12 | 9.0 x 9.0 x 1.1 | CABGA | Tray | Get Samples, | |
| 1 | HCSL, LVCMOS, LVDS | 8 | CML, Crystal, HCSL, LVCMOS, LVDS, LVPECL | 12 | 9.0 x 9.0 x 1.1 | CABGA | Reel | ||
| 1 | HCSL, LVCMOS, LVDS | 8 | CML, Crystal, HCSL, LVCMOS, LVDS, LVPECL | 12 | 9.0 x 9.0 x 1.1 | CABGA | Reel |
FemtoClock™ 3 Wireless is an industry-leading, ultra-low phase noise synchronizer and jitter attenuator for 5G distribution units (DU), switches, and routers. RC38312 and RC38112 are designed for 5G and 5G-A BTS radio unit designs.
| Meeting Next-Gen 5G-A Wireless and 1.6Tbps Wireline Clock Requirements | Blog Post | Oct 8, 2024 |
