Skip to main content
Order Now
NOTICE - The following device(s) are recommended alternatives:
9DBL0455 - 4-Output 3.3V PCIe Gen 1–5 Clock Fanout Buffer with LOS

Overview

Description

The 9DB433 zero delay buffer (ZDB) supports PCIe Gen3 requirements while being backward compatible with PCIe Gen2 and Gen1. The 9DB433 is driven by a differential SRC output pair from a 932S421 or 932SQ420 or equivalent main clock generator.

Features

  • Four 0.7V HCSL differential output pairs
  • Phase jitter: PCIe Gen3 < 1ps rms
  • Phase jitter: PCIe Gen2 < 3.1ps rms
  • Phase jitter: PCIe Gen1 < 86ps peak-to-peak
  • Supports Zero Delay Buffer mode and Fanout mode
  • Bandwidth programming available
  • 33MHz to 110MHz operation in PLL mode
  • 10MHz to 110MHz operation in Bypass mode

Comparison

Applications

Documentation

Design & Development

Models

ECAD Models

Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.

Diagram of ECAD Models

Videos & Training

PCIe Clocking Architectures (Common and Separate)

This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.

Watch the Video Series Below