Overview
Description
The 4DB0232KD is a JEDEC compliant DDR4 Data Buffer with dual 4-bit bidirectional “DQ” data registers and “DQS” differential strobes. It is designed for 1.2 VDD operation in DDR4 LRDIMM applications. The DQ host interface side of each 4-bit bidirectional data register is connected to a memory controller while the MDQ interface side is connected to two x4 DRAMs. The 4DB0232KD supports speeds up to 3200 just like the 4DB0232KC, but also has improved power efficiency.
Features
- All DDR4 data rates from 1600MT/s to 3200MT/s
- DDR4DB02 JEDEC Specification r1.0 compliant
- 3.0 × 7.5 mm body, 0.5 × 0.5 mm ball pitch, 14 × 5 grid, 53-CVBGA, optimized for DDR4 LRDIMM PCB layout
- Supports all JEDEC LRDIMM raw card types
- Lower power dissipation reduces dependency on heat sinks in standard server configurations
- Guaranteed operation at commercial grade temperatures
Comparison
Applications
Documentation
|
|
|
---|---|---|
Type | Title | Date |
Datasheet - Short-form | PDF 671 KB | |
Product Change Notice | PDF 102 KB | |
Overview | PDF 515 KB | |
White Paper | PDF 1.08 MB | |
White Paper | PDF 5.22 MB | |
5 items
|
Design & Development
Models
ECAD Models
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
Videos & Training
A white paper authored by IDT (acquired by Renesas) and Micron details research into memory and bandwidth for today's high-performance servers. LRDIMMS and RDIMMS traditionally have been seen as complementary, with the former targeting applications requiring deeper memory and the latter for applications requiring higher bandwidth.
The introduction of 8-gigabit DRAMS has resulted in a growing number of Internet applications benefiting from both deeper memories and higher bandwidth. This paper shows how 32 GB 2RX4 LRDIMMs transcend similar RDIMMs to meet the needs of today’s data center enterprise servers, by providing an optimal combination of deeper memory and higher data bandwidth, even at mainstream module densities.
Related Resources