Renesas Electronics Corporation
Search

71T75602

Active

2.5V 512K X 36 ZBT Synchronous 2.5V I/O PipeLine SRAM

Order Now
71T75602/71T75802 Datasheet

Overview

The 71T75602 2.5V CMOS Synchronous SRAM organized as 512K x 36 (18 Megabit). It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBTTM, or Zero Bus Turnaround. The 71T75602 contains data I/O, address and control signal registers.

71T75602 - Block Diagram
71T75602 - Block Diagram
  • Supports high performance system speed - 166 MHz (3.5ns Clock-to-Data Access)
  • ZBTTM Feature - No dead cycles between write and read cycles
  • Internally synchronized output buffer enable eliminates the need to control OE
  • Single R/W (READ/WRITE) control pin
  • Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
  • 4-word burst capability (interleaved or linear)
  • Individual byte write (BW1 - BW4) control (May tie active)
  • Three chip enables for simple depth expansion
  • 2.5V power supply (±5%)
  • 2.5V I/O Supply (VDDQ)
  • Power down controlled by ZZ input
  • Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
  • Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP) and 119 ball grid array (BGA)

Documentation

Design & Development

ECAD Models

Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.

Explore ECAD Models
Diagram of ECAD Models