Overview

Description

The JM38510/19008BEA is the JAN version of the HI1-0509. The HI-506/HI-507 and HI-508/HI-509 monolithic CMOS multiplexers each include an array of sixteen and eight analog switches respectively, a digital decoder circuit for channel selection, voltage reference for logic thresholds, and an enable input for device selection when several multiplexers are present. The Dielectric Isolation (DI) process used in the fabrication of these devices eliminates the problem of latch-up. DI also offers much lower substrate leakage and parasitic capacitance than conventional junction isolated CMOS (see Application Note AN520). The switching threshold for each digital input is established by an internal +5V reference, providing a guaranteed minimum of 2.4V for logic 1 and a maximum of 0.8V for logic 0. This allows direct interface without pullup resistors to signals from most logic families: CMOS, TTL, DTL, and some PMOS. For protection against transient overvoltage, the digital inputs include a series 200Ω resistor and diode clamp to each supply. The HI-506 is a single 16-channel, the HI-507 is an 8-channel differential, the HI-508 is a single 8-channel and the HI-509 is a 4-channel differential multiplexer. If input overvoltages are present, the HI-546/HI-547/HI-548/ HI-549 multiplexers are recommended.

Features

  • Pb-Free Available (RoHS Compliant) (See Ordering Info)
  • Low ON Resistance 180Ω
  • Wide Analog Signal Range ±15V
  • TTL/CMOS Compatible
  • Access Time 250ns
  • Maximum Power Supply 44V
  • Break-Before-Make Switching
  • No Latch-Up
  • Replaces DG506A/DG506AA and DG507A/DG507AA
  • Replaces DG508A/DG508AA and DG509A/DG509AA
  • Pb-Free Available (RoHS Compliant)

Comparison

Applications

Documentation

Type Title Date
Other
Brochure PDF 5.41 MB 日本語
Brochure PDF 5.02 MB
Product Change Notice PDF 323 KB
Product Advisory PDF 282 KB
Product Change Notice PDF 174 KB
Product Change Notice PDF 151 KB
Application Note PDF 338 KB
8 items

Design & Development

Models