ルネサス エレクトロニクス株式会社 (Renesas Electronics Corporation)
検索

8430S10I-02

廃止品

Clock Generator For Cavium Processors

8430S10I-02 Datasheet

概要

The 8430S10I-02 is a PLL-based clock generator specifically designed for Cavium Networks SoC processors. This high performance device is optimized to generate the processor core reference clock, the DDR reference clocks, the PCI/PCI-X bus clocks, and the clocks for both the Gigabit Ethernet MAC and PHY. The clock generator offers ultra low-jitter, low-skew clock outputs, and edge rates that easily meet the input requirements for the CN30XX/CN31XX/CN38XX/CN58XX processors. The output frequencies are generated from a 25MHz external input source or an external 25MHz parallel resonant crystal. The extended temperature range of the 8430S10I-02 supports telecommunication, networking, and storage requirements.

8430S10I-02 - Block Diagram
8430S10I-02 - Pinout
8430S10I-02 - Block Diagram
8430S10I-02 - Pinout
  • One selectable differential output pair for DDR 533/400/667, LVPECL, LVDS interface levels
  • Nine LVCMOS/ LVTTL outputs, 20Ω typical output impedance
  • Selectable external crystal or differential (single-ended) input source
  • Crystal oscillator interface designed for 25MHz, parallel resonant crystal
  • Differential input pair (CLK, nCLK) accepts LVPECL, LVDS, SSTL input levels
  • Internal resistor bias on nCLK pin allows the user to drive CLK input with external single-ended (LVCMOS/ LVTTL) input levels
  • Power output supply modes LVDS and LVPECL - full 3.3V LVCMOS - full 3.3V or mixed 3.3V core/2.5V output
  • -40°C to 85°C ambient operating temperature
  • Available in lead-free (RoHS 6) package

ドキュメント

設計・開発

ECADモデル

[製品選択]テーブル内の製品名をクリックするとSamacSysが提供する回路図シンボル、PCBフットプリント、3D CADモデルがご確認いただけます。 お探しのシンボルやモデルが見つからない場合、Webサイトから直接リクエストできます。

ECADモデルを調べる
Diagram of ECAD Models