ルネサス エレクトロニクス株式会社 (Renesas Electronics Corporation)
検索

879893I

廃止品

1:12 LVCMOS Dynamic Clock Switch/Generator

879893 Datasheet
以下のデバイスを代替品として推奨しております。
87973I - 1:12 LVCMOS Clock Generator

概要

The 879893I is a PLL clock driver designed specifically for redundant clock tree designs. The device receives two LVCMOS/LVTTL clock signals from which it generates 12 new LVCMOS/LVTTL clock outputs. External PLL feedback is used to also provide zero delay buffer performance. The 879893I Intelligent Dynamic Clock Switch (IDCS) circuit continuously monitors both input CLK signals. Upon detection of a failure (CLK stuck HIGH or LOW for at least 1 period), the nALARM for that CLK will be latched (LOW). If that CLK is the primary clock, the IDCS will switch to the good secondary clock and phase/frequency alignment will occur with minimal output phase disturbance.

879893I - Block Diagram
879893I - Block Diagram
  • Twelve LVCMOS/LVTTL outputs (two banks of six outputs)
  • One QFB feedback clock output
  • Selectable CLK0 or CLK1 LVCMOS/LVTTL clock inputs
  • CLK0, CLK1 supports the following input types:
  • LVCMOS, LVTTL
  • Automatically detects clock failure
  • IDCS on-chip intelligent dynamic clock switch
  • Maximum output frequency: 200MHz
  • Output skew: 50ps (maximum), within bank
  • Cycle-to-cycle (FSEL3=0, VDD=3.3V±5%): 150ps (maximum)
  • Smooth output phase transition during clock fail-over switch
  • Full 3.3V or 2.5V supply modes
  • -40°C to 85°C ambient operating temperature
  • Available in lead-free (RoHS 6) package

ドキュメント

設計・開発

ECADモデル

[製品選択]テーブル内の製品名をクリックするとSamacSysが提供する回路図シンボル、PCBフットプリント、3D CADモデルがご確認いただけます。 お探しのシンボルやモデルが見つからない場合、Webサイトから直接リクエストできます。

ECADモデルを調べる
Diagram of ECAD Models