ルネサス エレクトロニクス株式会社 (Renesas Electronics Corporation)
検索

M1033

廃止品

VCSO Based Clock PLL with Autoswitch Function

概要

The M1033 is a Voltage Controlled SAW Oscillator (VCSO) based clock jitter attenuator PLL designed for clock jitter attenuation and frequency translation. The device is ideal for generating the transmit reference clock for optical network systems supporting up to 2.5Gb data rates. It can serve to jitter attenuate a stratum reference clock or a recovered clock in loop timing mode. The M1033 module includes a proprietary Surface Acoustic Wave (SAW) delay line as part of the VCSO. This results in a high-frequency, high-Q, low phase noise oscillator that assures low intrinsic output jitter.

  • Integrated SAW delay line
  • Low phase jitter of < 0.5ps RMS, typical (12kHz to 20MHz)
  • Output frequencies of 62.5MHz to 175MHz (Specify VCSO output frequency at time of order)
  • LVPECL clock output (CML and LVDS options available)
  • Reference clock inputs support differential LVDS, LVPECL, as well as single-ended LVCMOS, LVTTL
  • Loss of Reference (LOR) output pin
  • Narrow bandwidth control input (NBW pin)
  • AutoSwitch (AUTO pin) - Automatic (non-revertive) reference clock reselection upon clock failure
  • Acknowledge pin (REF_ACK pin) indicates the actively selected reference input
  • Phase Build-out only upon MUX reselection option (PBOM)
  • Pin-selectable feedback and reference divider ratios
  • Single 3.3V power supply
  • Small 9mm x 9mm surface mount package

ドキュメント
分類 タイトル 日時
EOL通知
PDN# : Z-13-01 PRODUCT DISCONTINUANCE NOTICE
PDF 71 KB
1件

設計・開発

ECADモデル

[製品選択]テーブル内の製品名をクリックするとSamacSysが提供する回路図シンボル、PCBフットプリント、3D CADモデルがご確認いただけます。 お探しのシンボルやモデルが見つからない場合、Webサイトから直接リクエストできます。

ECADモデルを調べる
Diagram of ECAD Models