概要
説明
The 72V215 is a 512 x 18 First-In, First-Out (FIFO) memory with clocked read and write controls. It is a 3.3V version of the 72215 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock (RCLK) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronously of one another for dual clock operation.
特長
- 10ns read/write cycle time
- 5V input tolerant
- Renesas Standard or First Word Fall Through timing
- Single or double register-buffered Empty and Full flags
- Easily expandable in depth and width
- Asynchronous or coincident Read and Write clocks
- Asynchronous or synchronous programmable Almost-Empty and Almost-Full flags with default settings
- Half-Full flag capability
- Output enable puts output data bus in a high-impedance state
- Available in 64-pin TQFP and STQFP packages
- Industrial temperature range (–40 °C to +85 °C) is available
製品比較
アプリケーション
設計・開発
モデル
ECADモデル
[製品選択]テーブル内の製品名をクリックするとSamacSysが提供する回路図シンボル、PCBフットプリント、3D CADモデルがご確認いただけます。 お探しのシンボルやモデルが見つからない場合、Webサイトから直接リクエストできます。