Renesas's chief PCIe system architect explains how to derive separate reference clock jitter limits from the PCI Express Gen4 and Gen5 specifications.
2021-12-10
Renesas's chief PCIe system architect explains how to derive separate reference clock jitter limits from the PCI Express Gen4 and Gen5 specifications.