Evaluation Board for 5P1103 Universal Output Buffer
Renesas 5P1103 Programmable buffer outputs can be individually programmed as LVDS, LVPECL, HCSL or two LVCMOS outputs per output pair, with a crystal, LVCMOS, or...
概要
説明
The 5P1103 is a programmable fanout buffer intended for high-performance consumer, networking, industrial, computing, and data communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using the I²C interface.
The outputs are generated from a single reference clock. The input reference can be a crystal, external single-ended, or differential clock. The reference clock can come from one of the two redundant clock inputs and is selected by the CLKSEL pin. A glitchless manual switchover function allows one of the redundant clocks to be selected during normal operation. Two select pins allow up to four different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The device is available in a 24-pin VFQFPN 4mm x 4mm package, with an industrial operating temperature range of -40 °C to +85 °C.
特長
- Up to two high-performance universal differential output pairs:
- Low RMS additive phase jitter: 0.2ps
- Four banks of internal non-volatile in-system programmable or factory programmable OTP memory
- I²C serial programming interface
- One additional LVCMOS output clock
- Two universal output pairs:
- Each configurable as one differential output pair or two LVCMOS outputs
- I/O standards:
- Single-ended I/Os: 1.8V to 3.3V LVCMOS
- Differential I/Os: LVPECL, LVDS, and HCSL
- Input frequency ranges:
- LVCMOS reference clock input (XIN/REF) – 1MHz to 200MHz
- LVDS, LVPECL, HCSL differential clock input (CLKIN, CLKINB) – 1MHz to 350MHz
- Crystal frequency range – 8MHz to 40MHz
- Individually selectable output voltage (1.8V, 2.5V, 3.3V) for each output pair
- Redundant clock inputs with manual switchover
- Programmable crystal load capacitance
- Individual output enable/disable
- Power-down mode
- 1.8V, 2.5V or 3.3V core VDDD, VDDA
製品比較
アプリケーション
アプリケーション
- Ethernet switch/router
- PCI Express 1.0/2.0/3.0
- Broadcast video/audio timing
- Multi-function printer
- Processor and FPGA clocking
- MSAN/DSLAM/PON
- Fiber Channel, SAN
- Telecom line cards
- 1 GbE and 10 GbE
設計・開発
ソフトウェア／ツール
ソフトウェア／ツール
| Software title
|
Software type
|
会社名
|
|---|---|---|
| Timing Commander Timing Commander™は、Windows™ベースの革新的なソフトウェアプラットフォームで、システム設計を行うエンジニアは、直感的かつ柔軟なグラフィカルユーザインタフェース（GUI）により、高度なタイミングデバイスの構成、プログラミング、モニタリングが行えます。
|
Code Generator | ルネサス |
1件
|
||
ボード＆キット
モデル
ECADモデル
[製品選択]テーブル内の製品名をクリックするとSamacSysが提供する回路図シンボル、PCBフットプリント、3D CADモデルがご確認いただけます。 お探しのシンボルやモデルが見つからない場合、Webサイトから直接リクエストできます。
本デバイスは、ルネサス事業所でのプログラム書き込みが可能です。カスタムプログラムユーティリティをお試しください。
Processing table
| VFQFPN | 24 | I | Yes | Tray | 1 | サンプルを入手, | ||
| VFQFPN | 24 | I | Yes | Reel | 1 |
Tips for Using This Parametric Table:
- Hide Filters button in header: Collapse or expands filters
- Column sort buttons in header: Sort Column alphabetically / numerically descending or ascending
- Reset button in header: Reset all filters to the page default
- Full Screen button in header: Expand the table to full screen view (user must close out of full screen before they can interact with rest of page)
- Export button in header: Export the filtered results of the table to an Excel document
- Filter parts search bar in header: Type to filter table results by part number
- Hide column button in column headers: Select to hide columns in table
- AND / OR toggle switches in header: Toggles the logic of this particular filter to be “AND” or “OR” logic for filtering results
- Multiselect checkboxes at beginning of each row in table: Select these checkboxes to compare products against each other
- Document icon next to product name in row: View the featured document for this product
- Chip icon next to the right of the document icon in row: View the block diagram for this product
- Cart icon to the right of the chip icon: Indicates that samples are available for this product
